- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385273 > DS2151Q (MAXIM INTEGRATED PRODUCTS INC) T1 Single-Chip Transceiver(T1單片收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | DS2151Q |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | T1 Single-Chip Transceiver(T1單片收發(fā)器) |
| 中文描述： | DATACOM, FRAMER, PQCC44 |
| 封裝： | 0.652 INCH, PLASTIC, LCC-44 |
| 文件頁數(shù)： | 24/46頁 |
| 文件大?。?/td> | 307K |
| 代理商： | DS2151Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
DS2151Q
022698 24/46
TS1 TO TS12: TRANSMIT SIGNALING REGISTERS
(Address=70 to 7B Hex)
(MSB)
(LSB)
A(8)
A(7)
A(6)
A(5)
A(4)
A(3)
A(2)
A(1)
A(16)
A(15)
A(14)
A(13)
A(12)
A(11)
A(10)
A(9)
A(24)
A(23)
A(22)
A(21)
A(20)
A(19)
A(18)
A(17)
B(8)
B(7)
B(6)
B(5)
B(4)
B(3)
B(2)
B(1)
B(16)
B(15)
B(14)
B(13)
B(12)
B(11)
B(10)
B(9)
B(24)
B(23)
B(22)
B(21)
B(20)
B(19)
B(18)
B(17)
A/C(8)
A/C(7)
A/C(6)
A/C(5)
A/C(4)
A/C(3)
A/C(2)
A/C(1)
A/C(16)
A/C(15)
A/C(14)
A/C(13)
A/C(12)
A/C(11)
A/C(10)
A/C(9)
A/C(24)
A/C(23)
A/C(22)
A/C(1)
A/C(20)
A/C(19)
A/C(18)
A/C(17)
B/D(8)
B/D(7)
B/D(6)
B/D(5)
B/D(4)
B/D(3)
B/D(2)
B/D(1)
B/D(16)
B/D(15)
B/D(14)
B/D(13)
B/D(12)
B/D(11)
B/D(10)
B/D(9)
B/D(24)
B/D(23)
B/D(22)
B/D(21)
B/D(20)
B/D(19)
B/D(18)
B/D(17)
SYMBOL
POSITION
NAME AND DESCRIPTION
D(24)
TS12.7
Signaling Bit D in Channel 24
A(1)
TS1.0
Signaling Bit A in Channel 1
Each Transmit Signaling Register (TS1 to TS12) con-
tains the Robbed–Bit signaling for eight DS0 channels
that will be inserted into the outgoing stream if enabled
to do so via TCR1.4. In the ESF framing mode, there
can be up to four signaling bits per channel (A, B, C, and
D). On multiframe boundaries, the DS2151Q will load
the values present in the Transmit Signaling Register
into an outgoing signaling shift register that is internal to
the device. The user can utilize the Transmit Multiframe
Interrupt in Status Register 2 (SR2.6) to know when to
update the signaling bits. In the ESF framing mode, the
interrupt will come every 3 ms and the user has a full 3
ms to update the TSRs. In the D4 framing mode, there
are only two framing bits per channel (A and B). How-
ever in the D4 framing mode, the DS2151Q uses the C
and D bit positions as the A and B bit positions for the
next multiframe. The DS2151Q will load the values in
the TSRs into the outgoing shift register every other D4
multiframe.
8.0 SPECIAL TRANSMIT SIDE REGISTERS
There is a set of seven registers in the DS2151Q that
can be used to custom tailor the data that is to be trans-
mitted onto the T1 line, on a channel by channel basis.
Each of the 24 T1 channels can be either forced to be
transparent or to have a user defined idle code inserted
into them. Each of these special registers is defined
below.
TS1 (70)
TS2 (71)
TS3 (72)
TS4 (73)
TS5 (74)
TS6 (75)
TS7 (76)
TS8 (77)
TS9 (78)
TS10 (79)
TS11 (7A)
TS12 (7B)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2154 | Enhanced E1 Single Chip Transceiver(改進型E1單片收發(fā)器) |
| DS2164Q | G.726 ADPCM Processor(G.726自適應音頻脈沖編碼處理器) |
| DS2175 | T1/CEPT Elastic Store(T1/CEPT 彈性存儲器) |
| DS2180A | T1 Transceiver(T1收發(fā)器) |
| DS2187 | Receive Line Interface(接收線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2151Q/T&R | 制造商:Maxim Integrated Products 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC |
| DS2151Q/T&R | 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:* |
| DS2151QB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2151QB/T&R | 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B T&R - Tape and Reel |
| DS2151QB/T&R+ | 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。