- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385273 > DS2151Q (MAXIM INTEGRATED PRODUCTS INC) T1 Single-Chip Transceiver(T1單片收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | DS2151Q |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | T1 Single-Chip Transceiver(T1單片收發(fā)器) |
| 中文描述： | DATACOM, FRAMER, PQCC44 |
| 封裝： | 0.652 INCH, PLASTIC, LCC-44 |
| 文件頁數(shù)： | 15/46頁 |
| 文件大?。?/td> | 307K |
| 代理商： | DS2151Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
DS2151Q
022698 15/46
RESE
RIR1.3
Receive Elastic Store Empty
. Set when the receive elastic store buffer
empties and a frame is repeated.
SEFE
RIR1.2
Severely Errored Framing Event
. Set when 2 out of 6 framing bits (Ft or
FPS) are received in error.
B8ZS
RIR1.1
B8ZS Code Word Detect
. Set when a B8ZS code word is detected at
RPOS and RNEG independent of whether the B8ZS mode is selected or
not via CCR2.6.
FBE
RIR1.0
Frame Bit Error
. Set when a Ft (D4) or FPS (ESF) framing bit is received in
error.
RIR2: RECEIVE INFORMATION REGISTER 2
(Address=31 Hex)
(MSB)
(LSB)
RL1
RL0
TESF
TESE
TSLIP
JALT
RPDV
TPDV
SYMBOL
POSITION
NAME AND DESCRIPTION
RL1
RIR2.7
Receive Level Bit 1
. See Table 4–1.
RL0
RIR2.6
Receive Level Bit 0
. See Table 4–1.
TESF
RIR2.5
Transmit Elastic Store Full
. Set when the transmit elastic store buffer fills
and a frame is deleted.
TESE
RIR2.4
Transmit Elastic Store Empty
. Set when the transmit elastic store buffer
empties and a frame is repeated.
TSLIP
RIR2.3
Transmit Elastic Store Slip Occurrence
. Set when the transmit elastic
store has either repeated or deleted a frame.
JALT
RIR2.2
Jitter Attenuator Limit Trip
. Set when the jitter attenuator FIFO reaches
to within 4–bits of it’s limit; useful for debugging jitter attenuation operation.
RPDV
RIR2.1
Receive Pulse Density Violation
. Set when the receive data stream does
not meet the ANSI T1.403 requirements for pulse density.
TPDV
RIR2.0
Transmit Pulse Density Violation
. Set when the transmit data stream
does not meet the ANSI T1.403 requirements for pulse density.
DS2151Q RECEIVE T1 LEVEL INDICATION
Table 4–1
RL1
RL0
TYPICAL LEVEL RECEIVED
0
0
+2 dB to –7.5 dB
0
1
–7.5 dB to –15 dB
1
0
–15 dB to –22.5 dB
1
1
less than –22.5 dB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2154 | Enhanced E1 Single Chip Transceiver(改進(jìn)型E1單片收發(fā)器) |
| DS2164Q | G.726 ADPCM Processor(G.726自適應(yīng)音頻脈沖編碼處理器) |
| DS2175 | T1/CEPT Elastic Store(T1/CEPT 彈性存儲器) |
| DS2180A | T1 Transceiver(T1收發(fā)器) |
| DS2187 | Receive Line Interface(接收線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2151Q/T&R | 制造商:Maxim Integrated Products 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC |
| DS2151Q/T&R | 功能描述:IC TXRX T1 1-CHIP 5V LP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| DS2151QB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2151QB/T&R | 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B T&R - Tape and Reel |
| DS2151QB/T&R+ | 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。