參數(shù)資料
型號(hào)： CY7C924DX
廠商： Cypress Semiconductor Corp.
英文描述： 200-MBaud HOTLink Transceiver(200H波特?zé)峤硬迨瞻l(fā)器)
中文描述： 200 MBd的的HOTLink收發(fā)器（200小時(shí)波特?zé)峤硬迨瞻l(fā)器）
文件頁(yè)數(shù)： 1/58頁(yè)
文件大?。?/td> 636K
代理商： CY7C924DX
PRELIMINARY
200-MBaud HOTLink Transceiver
CY7C924DX
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
February 8, 2000
Features
Second-generation HOTLink technology
Fibre Channel and ESCON compliant 8B/10B
encoder/decoder
10- or 12-bit pre-encoded data path (raw mode)
8- or 10-bit encoded data transport (using 8B/10B
coding)
Parity check/generate
Synchronous or asynchronous TTL parallel interface
UTOPIA compatible host bus interface
Embedded/Bypassable 256-character synchronous
FIFOs
Integrated support for daisy-chain and ring topologies
Domain or individual destination device addressing
50- to 200-MBaud serial signaling rate
Internal PLLs with no external PLL components
Dual differential PECL serial inputs
Dual differential PECL serial outputs
Compatible with fiber-optic modules and copper cables
Built-In Self-Test (BIST) for link testing
Link Quality Indicator
Single +5.0V
±
10% supply
100-pin TQFP
0.35
μ
CMOS technology
Functional Description
The 200-MBaud CY7C924DX HOTLink Transceiver is a point-
to-point communications building block allowing the transfer of
data over high-speed serial links (optical fiber, balanced, and
unbalanced copper transmission lines) at speeds ranging be-
tween 50 and 200 MBaud. The transmit section accepts par-
allel data of selectable width and converts it to serial data,
while the receiver section accepts serial data and converts it
to parallel data of selectable width.
Figure 1
illustrates typical
connections between two independent host systems and cor-
responding CY7C924DX parts. As a second generation
HOTLink device, the CY7C924DX provides enhanced levels of
technology, functionality, and integration over the field-proven
CY7B923/933 HOTLink.
The transmit section of the CY7C924DX HOTLink can be con-
figured to accept either 8- or 10-bit data characters on each
clock cycle, and stores the parallel data into an internal Trans-
mit FIFO. Data is read from the Transmit FIFO and is encoded
using an embedded 8B/10B encoder to improve its serial
transmission characteristics. These encoded characters are
then serialized and output from two Positive ECL (PECL) com-
patible differential transmission line drivers at a bit-rate of 10
times the input reference clock.
The receive section of the CY7C924DX HOTLink accepts a
serial bit-stream from one of two PECL-compatible differential
line receivers and, using a completely integrated PLL Clock
Synchronizer, recovers the timing information necessary for
data reconstruction. The recovered bit stream is deserialized
and framed into characters, 8B/10B decoded, and checked for
transmission errors. Recovered decoded characters are re-
constructed into either 8- or 10-bit data characters, written to
an internal Receive FIFO, and presented to the destination
host system.
The integrated 8B/10B encoder/decoder may be bypassed for
systems that present externally encoded or scrambled data at
the parallel interface. The embedded FIFOs may also be by-
passed to create a reference-locked serial transmission link.
For those systems requiring even greater FIFO storage capa-
bility, external FIFOs may be directly coupled to the
CY7C924DX device through the parallel interface without ad-
ditional glue-logic.
The TTL parallel I/O interface may be configured as either a
FIFO (configurable for UTOPIA emulation or for depth expan-
sion through external FIFOs) or as a pipeline register extender.
The FIFO configurations are optimized for transport of time-
independent (asynchronous) 8- or 10-bit character-oriented
data across a link. A Built-In Self-Test (BIST) pattern generator
and checker permits at-speed testing of the high-speed serial
data paths in both the transmit and receive sections, and
across the interconnecting links.
HOTLink devices are ideal for a variety of applications where
parallel interfaces can be replaced with high-speed, point-to-
point serial links. Some applications include interconnecting
workstations, backplanes, servers, mass storage, and video
transmission equipment.
Figure 1. HOTLink System Connections
D
F
8
D
R
F
T
F
8
E
S
CY7C924DX
Receive
Data
Transmit
Data
S
Control
Status
D
F
8
D
R
F
T
F
8
E
S
CY7C924DX
Receive
Data
Transmit
Data
S
Control
Status
Serial Link
Serial Link
HOTLink is a registered trademark of Cypress Semiconductor Corporation.
ESCON and IBM are registered trademarks of International Business Machines.
相關(guān)PDF資料
PDF描述
CY7C954DX ATM HOTLink Transceiver(ATM 熱接插收發(fā)器)
CY7C964A Bus Interface Logic Circuit
CY7C964A-UM Bus Interface Logic Circuit
CY7C964A-UMB Bus Interface Logic Circuit
CY7C964A-ASC Bus Interface Logic Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C9335-270AC 制造商:Cypress Semiconductor 功能描述:Descrambler/Framer Controller 100-Pin TQFP
CY7C9335A-270AXC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SMPTE Decoder COM RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
CY7C9335A-270AXCT 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SMPTE Decoder COM RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
CY7C9528-BLC 制造商:Cypress Semiconductor 功能描述:OC-12/3 (STM-4/1) FRAMER, 504 BGA - Bulk
CY7C9528-BLI 制造商:Cypress Semiconductor 功能描述:OC-12/3 (STM-4/1) FRAMER, 504 BGA - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*