- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C974KCW (ADVANCED MICRO DEVICES INC) PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C974KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封裝： | PLASTIC, QFP-132 |
| 文件頁(yè)數(shù)： | 82/153頁(yè) |
| 文件大?。?/td> | 838K |
| 代理商： | AM79C974KCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
AMD
P R E L I M I N A R Y
82
Am79C974
When this feature is enabled, the Am79C974 will check
parity on all data received from the SCSI bus. Any de-
tected error will be flagged by setting bit 5 in the SCSI
Status Register, and
ATN
will be asserted on the SCSI
bus. However, no interrupt will be generated.
When this feature is disabled (bit 4 set to ‘0’), no parity
check is done on incoming bytes. Note that the parity on
the PCI bus is generated internally and is distinct from
the parity received from the SCSI bus.
Parity Generating on the SCSI Bus
For each byte transferred to the SCSI bus, parity gen-
eration is done automatically.
Reset Levels
The Am79C794 has two reset pins and two reset com-
mands that affect the SCSI block. The
RST
pin resets
the whole chip including the SCSI controller, the Ether-
net controller, and the PCI interface.
The Reset Device command causes almost the same
effect on the SCSI controller that the
RST
pin does.
However, the Reset Device command has no effect on
the Ethernet controller or the PCI interface. Also, after
the Reset Device command has been issued, the user
must issue a NOP command before another command
can be executed.
The action of the
RST
signal or the Reset Device com-
mand is called Hard Reset.
The
SCSI^RST
pin is a bidirectional signal on the SCSI
bus that resets a portion of the SCSI logic when it is as-
serted by a device on the SCSI bus. Similarly the
Am79C794 can assert the
SCSI^RST
signal to cause all
of the other devices on the SCSI bus to reset.
The Reset SCSI command causes the same effect on
the SCSI controller that the
SCSI^RST
pin does, except
that this command also causes the
SCSI^RST
pin to be
asserted so that all other (external) devices on the SCSI
bus are also reset. Once a SCSI Reset command has
been executed, the
SCSI^RST
signal will remain as-
serted until a Hard Reset has occurred.
The action of the
SCSI^RST
signal and the Reset SCSI
command is called Soft Reset.
In addition there is a third type of reset, called Discon-
nected Reset, that is caused by certain sequences on
the SCSI bus. These three types of reset are described
in the following sections.
Hard Resets: (H)
This reset occurs at power up, when the
RST
pin is as-
serted through external hardware, or when the Reset
Device command is issued by writing 02h to the SCSI
command register at ((B)+0Ch). Hard reset causes all
chip functions to halt and resets all internal state ma-
chines. It leaves the SCSI block in the disconnected
state. It leaves all SCSI registers in their default states.
In addition, if the Hard Reset is caused by the assertion
of the
RST
pin, the following actions occur:
The Command register in the PCI configuration
space is cleared to zero. (No other register in the
configuration space is affected.)
The DMA CCB registers are set to their default
values.
Soft Reset: (S)
This reset occurs either when the
SCSI^RST
pin on the
SCSI bus is asserted or when the Reset SCSI Bus com-
mand is issued (by writing 03h to the SCSI command
register at ((B) = 0ch)).
Soft reset causes the following actions to occur:
All SCSI bus signals except
SCSI^RST
are
released.
The chip is returned to the Disconnected state.
An interrupt is generated if bit 6 in Control Register
One is enabled.
Disconnected Reset: (D)
Disconnected reset occurs when either of the following
conditions occur:
The Am79C974 is the Initiator and the SCSI bus
moves to a Bus Free state
The Selection command terminates due to
selection time-out
Disconnected reset causes the following actions:
All SCSI signals except
SCSI^RST
are deasserted.
The SCSI Command Register is initialized to
empty.
The IS1 and IS0 bits in the Internal State Register,
((B)+18h), are cleared to 0.
Please refer to the Technical Manual(PID #18738A) for
the default values for all registers.
Device Commands
The device commands can be broadly divided into two
categories, DMA commands and non-DMA commands.
DMA commands are those which cause data movement
between the host memory and the SCSI bus while non-
DMA commands are those that cause data movement
between the SCSI FIFO and the SCSI bus. The Most
Significant Bit of the command byte differentiates the
DMA from the non-DMA commands.
When a DMA command is issued, the contents of the
Start Transfer Count Register will be loaded into the
Current Transfer Count Register. Data transmission will
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C975 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973VCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C975 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975BKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKC\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKD\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKD\W | 制造商:Advanced Micro Devices 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY 制造商:AMD (Advanced Micro Devices) 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。