- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C974KCW (ADVANCED MICRO DEVICES INC) PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems PDF資料下載
參數(shù)資料
| 型號： | AM79C974KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封裝： | PLASTIC, QFP-132 |
| 文件頁數(shù)： | 57/153頁 |
| 文件大小： | 838K |
| 代理商： | AM79C974KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁
P R E L I M I N A R Y
AMD
57
Am79C974
Collision Detect Function
Activity on both twisted pair signals RXD
±
and TXD
±
constitutes a collision, thereby causing the COL signal
to be activated. (COL is used by the LED control circuits)
COL will remain active until one of the two colliding sig-
nals changes from active to idle. However, transmission
attempt in Link Fail state results in LCAR and CERR in-
dication. COL stays active for 2 bit times at the end of
acollision.
Signal Quality Error (SQE) Test (Heartbeat)
Function
The SQE function is disabled when the 10BASE-T port
is selected.
Jabber Function
The Jabber function inhibits the twisted pair transmit
function of the T-MAU TXD
±
is active for an excessive
period (20 ms – 150 ms). This prevents any one node
from disrupting the network due to a ‘stuck-on’ or faulty
transmitter. If this maximum transmit time is exceeded,
the T-MAU transmitter circuitry is disabled, the JAB bit is
set (CSR4, bit 1) the COL signal is asserted. Once the
transmit data stream to the T-MAU is removed, an “un-
jab” time of 250 ms – 750 ms will elapse before the
T-MAU COL and re-enables the transmit circuitry.
Power Down
The T-MAU circuitry can be made to go into power sav-
ings mode. This feature is useful in battery powered or
low duty cycle systems. The T-MAU will go into power
down mode when H_RESET is active, coma mode is ac-
tive, or the T-MAU is not selected. Refer to the Power
Savings Modes section for descriptions of the various
power down modes.
Any of the three conditions listed above resets the inter-
nal logic of the T-MAU and places the device into power
down mode. In this mode, the Twisted-Pair driver pins
(TXD
±
, TXP
±
) are driven LOW, and the internal T-MAU
status signals (
LNKST
, RCVPOL, XMT, RCV and COL)
signals are inactive.
Once H_RESET ends, coma mode is disabled, and the
T-MAU is selected. The T-MAU will remain in the reset
state for up to 10
μ
s. Immediately after the reset condi-
tion is removed, the T-MAU will be forced into the Link
Fail state. The T-MAU will move to the Link Pass state
only after 5 – 6 link beat pulses and/or a single received
message is detected on the RD
±
pair.
In snooze mode, the T-MAU receive circuitry will remain
enabled even while the
SLEEP
pin is driven LOW.
The T-MAU circuitry will always go into power down
mode if H_RESET is asserted, coma mode is enabled,
or the T-MAU is not selected.
10BASE-T Interface Connection
Figure 21 shows the proper 10BASE-T network inter-
face design. Refer to the Technical Manual(PID
#18738A) for more design details, and refer to
AppendixB for a list of compatible 10BASE-T filter/
transformer modules.
Note that the recommended resistor values and filter
and transformer modules are the same as those used by
the IMR (Am79C980) and the IMR+ (Am79C981).
18681A-25
XMT
Filter
RCV
Filter
RJ45
Connector
Filter &
Transformer
Module
TXP+
TXD-
TXP-
TXD+
RXD+
RXD-
Am79C974
TD+
TD-
RD+
RD-
1
2
3
6
61.9
422
61.9
422
100
1.21 K
1:1
1:1
Figure 21. 10BASE-T Interface Connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C975 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973VCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C975 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975BKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKC\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKD\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKD\W | 制造商:Advanced Micro Devices 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY 制造商:AMD (Advanced Micro Devices) 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。