AMD
P R E L I M I N A R Y
52
Am79C974
Manchester Encoder/Decoder (MENDEC)
The integrated Manchester Encoder/Decoder provides
the PLS (Physical Layer Signaling) functions required
for a fully compliant ISO 8802-3 (IEEE/ANSI 802.3) sta-
tion. The MENDEC provides the encoding function for
data to be transmitted on the network using the high ac-
curacy on-board oscillator, driven by either the crystal
oscillator or an external CMOS level compatible clock.
The MENDEC also provides the decoding function from
data received from the network. The MENDEC contains
a Power On Reset (POR) circuit, which ensures that all
analog portions of the Am79C974 controller are forced
into their correct state during power up, and prevents er-
roneous data transmission and/or reception during
thistime.
External Crystal Characteristics
When using a crystal to drive the oscillator, the following
crystal specification may be used to ensure less than
±
0.5 ns jitter at DO
±
. See Table 1 below.
Table 1. Crystal Specification
Parameter
Min
Nom
Max
Unit
1. Parallel Resonant Frequency
20
MHz
2. Resonant Frequency Error
–50
+50
PPM
3. Change in Resonant Frequency
With Respect to Temperature (0 – 70
C)
–40
+40
PPM
4. Crystal Load Capacitance
20
50
pF
5. Motional Crystal Capacitance (C1)
0.022
pF
6. Series Resistance
35
7
.
Shunt Capacitance
7
pF
8. Drive Level
TBD
mW
External Clock Drive Characteristics
When driving the oscillator from a CMOS level external
clock source, XTAL2 must be left floating (uncon-
nected). Anexternal clock having the following charac-
teristics must be used to ensure less than
±
0.5 ns jitter at
DO
±
. See Table 2.
Table 2. Clock Drive Characteristics
Clock Frequency:
20 MHz
±
0.01%
Rise/Fall Time (t
R
/t
F
):
<= 6 ns from 0.5 V to V
DD
–0.5 V
XTAL1 HIGH/LOW Time (tHIGH/tLOW):
20 ns min
XTAL1 Falling Edge to Falling Edge Jitter:
<
±
0.2 ns at 2.5 V input (V
DD/2
)
MENDEC Transmit Path
The transmit section encodes separate clock and NRZ
data input signals into a standard Manchester encoded
serial bit stream. The transmit outputs (DO
±
) are de-
signed to operate into terminated transmission lines.
When operating into a 78
terminated transmission
line, the transmit signaling meets the required output
levels and skew for Cheapernet, Ethernet and
IEEE-802.3.
Transmitter Timing and Operation
A 20 MHz fundamental mode crystal oscillator provides
the basic timing reference for the MENDEC portion of
the Am79C974 controller. The crystal is divided by two,
to create the internal transmit clock reference. Both
clocks are fed into the MENDECs Manchester Encoder
to generate the transitions in the encoded data stream.
The internal transmit clock is used by the MENDEC to
internally synchronize the Internal Transmit Data
(ITXDAT) from the controller and Internal Transmit En-
able (ITXEN). The internal transmit clock is also used as
a stable bit rate clock by the receive section of the MEN-
DEC and controller.