- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970AVCW (ADVANCED MICRO DEVICES INC) PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product PDF資料下載
參數(shù)資料
| 型號： | AM79C970AVCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 80/219頁 |
| 文件大?。?/td> | 1065K |
| 代理商： | AM79C970AVCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁當前第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
80
Am79C970A
Abnormal network conditions include:
I
FCS errors
I
Late Collision
Host related receive exception conditions include MISS,
BUFF, and OFLO. These are described in the section
“Buffer Management Unit”.
Loopback Operation
Loopback is a mode of operation intended for system di-
agnostics. In this mode, the transmitter and receiver are
both operating at the same time so that the controller re-
ceives its own transmissions. The controller provides
two basic types of loopback. In internal loopback mode,
the transmitted data is looped back to the receiver inside
the controller without actually transmitting any data to
the external network. The receiver will move the re-
ceived data to the next receive buffer, where it can be
examined by software. Alternatively, in external loop-
back mode, data can be transmitted to and received
from the external network.
Loopback operation is enabled by setting LOOP
(CSR15, bit 2) to ONE. The mode of loopback operation
is dependent on the active network port and on the set-
tings of the control bits INTL (CSR15, bit 6), MENDECL
(CSR15, bit 10) and TMAULOOP (BCR2, bit 14). The
setting of the full-duplex control bits in BCR9 has no ef-
fect on the loopback operation.
GPSI Loopback Modes
When GPSI is the active network port there are only two
modes of loopback operation: internal and external
loopback. The settings of MENDECL and TMAULOOP
have no effect for this port.
When INTL is set to ONE, internal loopback is selected.
Data coming out of the transmit FIFO is fed directly to
the receive FIFO. All GPSI outputs are inactive, inputs
are ignored.
External loopback operation is selected by setting INTL
to ZERO. Data is transmitted to the network and is ex-
pected to be looped back to the GPSI receive pins out-
side the chip. Collision detection is active in this mode.
AUI Loopback Modes
When AUI is the active network port there are three
modes of loopback operation: internal with and without
MENDEC and external loopback. The setting of
TMAULOOP has no effect for this port.
When INTL and MENDECL are set to ONE, internal
loopback without MENDEC is selected. Data coming
out of the transmit FIFO is fed directly to the receive
FIFO. The AUI transmitter is disabled and signals on the
receive and collision inputs are ignored.
When INTL is set to ONE and MENDECL is cleared to
ZERO, internal loopback including the MENDEC is se-
lected. Data is routed from the transmit FIFO through
the MENDEC back to the receive FIFO. No data is trans-
mitted to the network. All signals on the receive and colli-
sion inputs are ignored.
External loopback operation is selected by setting INTL
to ZERO. The programming of MENDECL has no effect
in this mode. The AUI transmitter is enabled and data is
transmitted to the network. The PCnet-PCI II controller
expects data to be looped back to the receive inputs out-
side the chip. Collision detection is active in this mode.
T-MAU Loopback Modes
When T-MAU is the active network port there are four
modes of loopback operation: internal loopback with
and without MENDEC and two external loopback
modes.
When INTL and MENDECL are set to ONE, internal
loopback without MENDEC is selected. Data coming
out of the transmit FIFO is fed directly to the receive
FIFO. The T-MAU does not transmit any data to the net-
work, but it continues to send link pulses. All signals on
the receive inputs are ignored. LCAR (TMD2, bit 27) will
always read ZERO, regardless of the link state. The pro-
gramming of TMAULOOP has no effect.
When INTL is set to ONE and MENDECL is cleared to
ZERO, internal loopback including the MENDEC is se-
lected. Data is routed from the transmit FIFO through
the MENDEC back to the receive FIFO. The T-MAU
does not transmit any data to the network, but it contin-
ues to send link pulses. All signals on the receive inputs
are ignored. LCAR (TMD2, bit 27) will always read
ZERO, regardless of the link state. The programming of
TMAULOOP has no effect.
External loopback operation works slightly different
when the T-MAU is the active network port. In a
10BASE-T network, the hub does not generate a re-
ceive carrier back to the PCnet-PCI II controller while
the chip is transmitting. The T-MAU provides this func-
tion internally. A true external loopback covering all the
components on the printed circuit board can only be per-
formed by using a special connector that connects the
transmit pins of the RJ-45 jack to its receive pins. When
INTL is cleared to ZERO and TMAULOOP is set to ONE,
data is transmitted to the network and is expected to be
routed back to the chip. Collision detection is disabled in
this mode. The link state machine is forced into the link
pass state. LCAR will always read ZERO. The program-
ming of MENDECL has no effect in this mode.
The PCnet-PCI II controller provides a special external
loopback mode that allows the device to be connected
to a live 10BASE-T network. The virtual external loop-
back mode is invoked by setting INTL and TMAULOOP
to ZERO. In this mode, data coming out of the transmit
FIFO is fed directly into the receive FIFO. Additionally,
all transmit data is output to the network. The link state
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970AVI\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AVI\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AVIW | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C970AVW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AWW WAF | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。