- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970AVCW (ADVANCED MICRO DEVICES INC) PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product PDF資料下載
參數(shù)資料
| 型號： | AM79C970AVCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 140/219頁 |
| 文件大?。?/td> | 1065K |
| 代理商： | AM79C970AVCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁當(dāng)前第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
140
Am79C970A
Table 29. GPSI Mode Pin Configuration
PCnet-PCI II
Controller
Expansion
ROM Pin
PCnet-PCI II
Controller
GPSI Pin
PCnet-PCI II
Controller
Pin Number
C-LANCE
GPSI Pin
GPSI Function
GPSI I/O Type
Collision
I
CLSN
CLSN
81
ERD3
Receive Clock
I
RCLK
RXCLK
85
ERD1
Receive Data
I
RX
RXDAT
86
ERD0
Receive Enable
I
RENA
RXEN
83
ERD2
Transmit Clock
I
TCLK
TXCLK
80
ERD4
Transmit Data
O
TX
TXDAT
75
ERD7
Transmit Enable
O
TENA
TXEN
77
ERD6
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
15–5
RES
Reserved locations. Written as
ZEROs and read as undefined.
4
GPSIEN
General Purpose Serial Interface
Enable. This mode will recon-
figure some of the Expansion
ROM interface pins so that the
GPSI port is exposed. This
allows bypassing the MENDEC
and T-MAU logic. The PORTSEL
bits (CSR15, bits 8–7) must be
set to 10b in addition to program-
ming the GPSIEN bit in order to
select the GPSI port as the active
network port.
Read accessible always. Write
accessible when EN124 (CSR4,
bit 15) is set to ONE. GPSIEN
is cleared by H_RESET or
S_RESET and is not affected by
setting the STOP bit.
3
RPA
Runt Packet Accept. This bit
forces the PCnet-PCI II controller
to accept runt packets (packets
shorter than 64 bytes).
Read accessible always. Write
accessible when EN124 (CSR4,
bit 15) is set to ONE. RPA
is cleared by H_RESET or
S_RESET and is not affected by
setting the STOP bit.
2–0
RES
Reserved locations. Written as
ZEROs and read as undefined.
Bus Configuration Registers
The Bus Configuration Registers (BCRs) are used to
program the configuration of the bus interface and other
special features of the PCnet-PCI II controller that are
not related to the IEEE 8802-3 MAC functions. The
BCRs are accessed by first setting the appropriate
RAP value, and then by performing a slave access to
the BDP.
All BCR registers are 16 bits wide in Word I/O mode
(DWIO = 0, BCR18, bit 7) and 32 bits wide in DWord I/O
mode (DWIO = 1). The upper 16 bits of all BCR registers
are undefined when in DWord I/O mode. These bits
should be written as ZEROs and should be treated as
undefined when read. The default value given for any
BCR is the value in the register after H_RESET. Some
of these values may be changed shortly after H_RESET
when the contents of the external EEPROM is automati-
cally read in. With the exception of DWIO (BCR18, bit 7)
BCR register values are not affected by S_RESET.
None of the BCR register values are affected by the as-
sertion of the STOP bit.
Note that several registers have no default value. BCR0,
BCR1, BCR3, BCR8, BCR10–17 and BCR21 are re-
served and have undefined values. The content of
BCR2 is undefined until is has been first programmed
through the EEPROM read operation or a user register
write operation.
BCR0, BCR1, BCR16, BCR17 and BCR21 are registers
that are used by other devices in the PCnet family. Writ-
ing to these registers has no effect on the operation of
the PCnet-PCI II controller.
Writes to those registers marked as Reserved will have
no effect. Reads from these locations will produce
undefined values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970AVI\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AVI\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AVIW | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C970AVW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AWW WAF | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。