參數(shù)資料
型號： AM79C970AVCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： TQFP-144
文件頁數(shù)： 164/219頁
文件大?。?/td> 1065K
代理商： AM79C970AVCW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁當(dāng)前第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
164
Am79C970A
set the PCnet-PCI II controller
and cleared by the host.
This bit does not exist, when the
PCnet-PCI II controller is pro-
grammed to use 16-bit software
structures for the descriptor ring
entries
(BCR20,
SWSTYLE is cleared to ZERO).
bits
7–0,
22
PAM
Physical Address Match is set by
the PCnet-PCI II controller when
it accepts the received frame due
to a match of the frame’s
destination address with the con-
tent of the physical address
register. PAM is valid only when
ENP is set. PAM is set by the
PCnet-PCI II controller and
cleared by the host.
This bit does not exist when the
PCnet-PCI II controller is pro-
grammed to use 16-bit software
structures for the descriptor ring
entries
(BCR20,
SWSTYLE is cleared to ZERO).
bits
7–0,
21
LAFM
Logical Address Filter Match is
set by the PCnet-PCI II controller
when it accepts the received
frame based on the value in the
logical address filter register.
LAFM is valid only when ENP
is
set.
LAFM
the PCnet-PCI II controller and
cleared by the host.
is
set
by
Note that if DRCVBC (CSR15, bit
14) is cleared to ZERO, only
BAM, but not LAFM will be set
when a Broadcast frame is re-
ceived, even if the Logical Ad-
dress Filter is programmed in
such a way that a Broadcast
frame would pass the hash filter.
If DRCVBC is set to ONE and
the Logical Address Filter is
programmed in such a way that a
Broadcast frame would pass
the hash filter, LAFM will be
set on the reception of a
Broadcast frame.
This bit does not exist when the
PCnet-PCI II controller is pro-
grammed to use 16-bit software
structures for the descriptor ring
entries
(BCR20,
SWSTYLE is cleared to ZERO).
bits
7–0,
20
BAM
Broadcast Address Match is set
by the PCnet-PCI II controller
when it accepts the received
frame because the frame’s desti-
nation address is of the type
“Broadcast”. BAM is valid only
when ENP is set. BAM is set by
the PCnet-PCI II controller and
cleared by the host.
This bit does not exist when the
PCnet-PCI II controller is pro-
grammed to use 16-bit software
structures for the descriptor ring
entries
(BCR20,
SWSTYLE is cleared to ZERO).
bits
7–0,
19–16
RES
Reserved
locations should be read and
written as ZEROs.
locations.
These
15–12 ONES
These four bits must be written
as ONEs. They are written by the
host and unchanged by the
PCnet-PCI II controller.
11–00 BCNT
Buffer Byte Count is the length of
the buffer pointed to by this de-
scriptor, expressed as the two’s
complement of the length of the
buffer. This field is written by the
host and unchanged by the
PCnet-PCI II controller.
RMD2
Bit
Name
Description
31–24
RCC
Receive Collision Count. Indi-
cates the accumulated number of
collisions detected on the net-
work since the last packet was
received, excluding collisions
that occurred during transmis-
sions from this node. The
PCnet-PCI II controller imple-
mentation of this counter may not
be compatible with the ILACC
RCC definition. If network statis-
tics are to be monitored, then
CSR114 should be used for the
purpose of monitoring receive
collisions instead of these bits.
23–16
RPC
Runt Packet Count. Indicates the
accumulated number of runts
that were addressed to this node
since the last time that a receive
packet was successfully re-
ceived and its corresponding
RMD2 ring entry was written to
by the PCnet-PCI II controller. In
order to be included in the RPC
value, a runt must be long
enough to meet the minimum re-
quirement of the internal address
matching logic. The minimum re-
quirement for a runt to pass the
internal
address
mechanism is: 18 bits of valid
matching
相關(guān)PDF資料
PDF描述
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AVI\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AVI\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AVIW 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVW 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AWW WAF 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*