參數(shù)資料
型號： AM79C970AVCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： TQFP-144
文件頁數(shù)： 107/219頁
文件大小： 1065K
代理商： AM79C970AVCW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
107
Am79C970A
The PCI Device ID register is located at offset 02h in the
PCI Configuration Space. It is read only.
PCI Command Register (Offset 04h)
The PCI Command register is a 16-bit register used to
control the gross functionality of the PCnet-PCI II con-
troller. It controls the PCnet-PCI II controller’s ability to
generate and respond to PCI bus cycles. To logically
disconnect the PCnet-PCI II controller device from all
PCI bus cycles except Configuration cycles, a value of
ZERO should be written to this register.
The PCI Command register is located at offset 04h in the
PCI Configuration Space. It is read and written by
the host.
Bit
Name
Description
15–10
RES
Reserved locations. Read as
ZEROs, write operations have
no effect.
Fast Back-to-Back Enable. Read
as ZERO, write operations have
no effect. The PCnet-PCI II con-
troller will not generate Fast
Back-to-Back cycles.
SERR enable. Controls the as-
sertion of the
SERR
pin.
SERR
is
disabled when SERREN is
cleared.
SERR
will be asserted
on detection of an address parity
error and if both SERREN and
PERREN (bit 6 of this register)
are set.
SERREN
is
H_RESET and is not effected by
S_RESET or by setting the
STOP bit.
Address/data stepping. Read as
ZERO, write operations have
no effect. The PCnet-PCI II
controller
does
address stepping.
Parity Error Response enable.
Enables the parity error re-
sponse
functions.
PERREN is “0” and the PCnet-
PCI II controller detects a parity
error, it only sets the Detected
Parity Error bit in the PCI Status
register. When PERREN is “1”,
the PCnet-PCI II controller as-
serts
PERR
on the detection of a
data parity error. It also sets the
DATAPERR bit (PCI Status
register, bit 8), when the data
parity error occurred during a
master cycle. PERREN also en-
ables reporting address parity er-
rors through the
SERR
pin and
9
FBTBEN
8
SERREN
cleared
by
7
ADSTEP
not
use
6
PERREN
When
the
SERR
bit in the PCI
Status register.
PERREN
is
H_RESET and is not effected by
S_RESET or by setting the
STOP bit.
VGA palette snoop. Read as
ZERO, write operations have
no effect.
Memory Write and Invalidate Cy-
cle enable. Read as ZERO, write
operations have no effect. The
PCnet-PCI II controller only gen-
erates Memory Write cycles.
Special Cycle enable. Read as
ZERO, write operations have
no effect. The PCnet-PCI II
controller ignores all Special
Cycle operations.
Bus Master enable. Setting
BMEN enables the PCnet-PCI II
controller to become a bus mas-
ter on the PCI bus. The host must
set BMEN before setting the INIT
or STRT bit in CSR0 of the
PCnet-PCI II controller.
BMEN is cleared by H_RESET
and is not effected by S_RESET
or by setting the STOP bit.
Memory Space access enable.
The PCnet-PCI II controller will
ignore all memory accesses
when MEMEN is cleared. The
host must set MEMEN before
the first memory access to
the device.
For memory mapped I/O, the
host must program the PCI Mem-
ory Mapped I/O Base Address
register with a valid memory ad-
dress before setting MEMEN.
For accesses to the Expansion
ROM, the host must program the
PCI Expansion ROM Base
Address register at offset 30h
with a valid memory address
before setting MEMEN. The
PCnet-PCI II controller will only
respond to accesses to the Ex-
pansion
ROM
ROMEN (PCI Expansion ROM
Base Address register, bit 0)
and MEMEN are set to ONE.
Since MEMEN also enables the
memory mapped access to
the PCnet-PCI II controller I/O
resources, the PCI Memory
Mapped I/O Base Address regis-
ter must be programmed with an
cleared
by
5
VGASNOOP
4
MWIEN
3
SCYCEN
2
BMEN
1
MEMEN
when
both
相關PDF資料
PDF描述
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關代理商/技術參數(shù)
參數(shù)描述
AM79C970AVI\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AVI\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AVIW 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVW 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AWW WAF 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*