- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970AVCW (ADVANCED MICRO DEVICES INC) PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product PDF資料下載
參數(shù)資料
| 型號： | AM79C970AVCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 105/219頁 |
| 文件大?。?/td> | 1065K |
| 代理商： | AM79C970AVCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁當(dāng)前第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
105
Am79C970A
Table 21. I/O Map In DWord I/O Mode (DWIO = 1)
Offset
No. of Bytes
Register
00h – 0Fh
16
APROM
10h
4
RDP
14h
4
RAP (shared by RDP
and BDP)
18h
4
Reset Register
1Ch
4
BDP
All I/O resources must be accessed in DWord quantities
and on DWord addresses. A read access other than
listed in the table below will yield undefined data, a write
operation may cause unexpected reprogramming of the
PCnet-PCI II controller control registers.
Table 22. Legal I/O Accesses in Double Word I/O Mode (DWIO = 1)
AD[4:0]
BE
[3:0]
Type
Comment
0XX00
0000
RD
DWord Read of APROM Locations 3h (MSB) to 0h (LSB),
7h to 4h, Bh to 8h or Fh to Ch
10000
0000
RD
DWord Read of RDP
10100
0000
RD
DWord Read of RAP
11000
0000
RD
DWord Read of Reset Register
0XX00
0000
WR
DWord Write to APROM Locations 3h (MSB) to 0h (LSB), 7h to 4h, Bh to
8h or Fh to Ch
10000
0000
WR
DWord Write to RDP
10100
0000
WR
DWord Write to RAP
11000
0000
WR
DWord Write to Reset Register
USER ACCESSIBLE REGISTERS
The PCnet-PCI II controller has three types of user
registers: the PCI configuration registers, the Control
and Status registers (CSR) and the Bus Control
registers (BCR).
The PCnet-PCI II controller implements all PCnet-ISA
(Am79C960) registers, all C-LANCE (Am79C90) regis-
ters, all ILACC (Am79C900) registers, plus a number of
additional registers. The PCnet-PCI II controller CSRs
are compatible with both the PCnet-ISA CSRs and all of
the C-LANCE CSRs upon power up. Compatibility to the
ILACC set of CSRs requires one access to the Software
Style register (BCR20, bits 7–0) to be performed. By
setting an appropriate value of the Software Style regis-
ter (BCR20, bits 7–0) the user can select a set of CSRs
that are compatible with the ILACC set of CSRs.
The PCI configuration registers can be accessed in any
data width. All other registers must be accessed accord-
ing to the I/O mode that is currently selected. When WIO
mode is selected, all other register locations are defined
to be 16 bits in width. When DWIO mode is selected, all
these register locations are defined to be 32 bits in
width, with the upper 16 bits of most register locations
marked as reserved locations with undefined values.
When performing register write operations in DWIO
mode, the upper 16 bits should always be written as
ZEROs. When performing register read operations in
DWIO mode, the upper 16 bits of I/O resources should
always be regarded as having undefined values, except
for CSR88.
PCnet-PCI II controller registers can be divided into
four groups:
PCI Configuration Registers
Registers that are intended to be initialized by the
system initialization procedure (e.g. BIOS device
initialization routine) to program the operation of the
PCnet-PCI II controller PCI bus interface.
Setup Registers
Registers that are intended to be initialized by the device
driver to program the operation of various PCnet-PCI II
controller features.
Running Registers
Registers that are intended to be used by the
device driver software once the PCnet-PCI II controller
is running to access status information and to pass
control information.
Test Registers
Registers that are intended to be used only for testing
and diagnostic purposes.
Below is a list of the registers that fall into each of the first
three categories. Those registers that are not included
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970AVI\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AVI\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AVIW | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C970AVW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AWW WAF | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。