參數(shù)資料
型號(hào)： AM79C970AVCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： TQFP-144
文件頁(yè)數(shù)： 117/219頁(yè)
文件大?。?/td> 1065K
代理商： AM79C970AVCW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)當(dāng)前第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)
P R E L I M I N A R Y
AMD
117
Am79C970A
in the ring. While performing the
search for the next STP bit that is
set to ONE, the PCnet-PCI II
controller will advance through
the receive descriptor ring re-
gardless of the state of owner-
ship bits. If any of the entries that
are examined during this search
indicate PCnet-PCI II controller
ownership of the descriptor but
also have STP cleared to ZERO,
the PCnet-PCI II controller will
clear the OWN bit to ZERO in
these entries. If a scanned entry
indicates host ownership with
STP cleared to ZERO, the
PCnet-PCI II controller will not al-
ter the entry, but will advance to
the next entry.
When the STP bit is set to ONE,
but the descriptor that contains
this setting is not owned by the
PCnet-PCI II controller, then the
PCnet-PCI II controller will stop
advancing through the ring en-
tries and begin periodic polling of
this entry. When the STP bit is set
to ONE, and the descriptor that
contains this setting is owned by
the PCnet-PCI II controller, then
the PCnet-PCI II controller will
stop advancing through the ring
entries, store the descriptor infor-
mation that it has just read, and
wait for the next receive to arrive.
This behavior allows the host
software to pre-assign buffer
space in such a manner that the
header portion of a receive
packet will always be written to a
particular memory area, and the
data portion of a receive packet
will always be written to a sepa-
rate memory area. The interrupt
is generated when the header
bytes have been written to the
header memory area.
Read/Write accessible always.
LAPPEN bit is cleared by
H_RESET or S_RESET and is
not affected by STOP.
See Appendix D for more infor-
mation on the Look Ahead
Packet Processing concept.
Disable Transmit Two Part De-
ferral (see the section “Medium
Allocation” for more details). If
DXMT2PD is set, Transmit Two
Part Deferral will be disabled.
Read/Write accessible always.
DXMT2PD
is
4
DXMT2PD
cleared
by
H_RESET or S_RESET and is
not affected by STOP.
Enable Modified Back-off Algo-
rithm (see the section “Collision
Handling” for more details). If
EMBA is set, a modified back-off
algorithm is implemented.
Read/Write accessible always.
EMBA is cleared by H_RESET
or S_RESET and is not affected
by STOP.
Byte Swap. This bit is used to
choose between big and little
endian modes of operation.
When BSWP is set to ONE, big
endian mode is selected. When
BSWP is cleared to ZERO, little
endian mode is selected.
When big endian mode is se-
lected, the PCnet-PCI II control-
ler will swap the order of bytes on
the AD bus during a data phase
on accesses to the FIFOs only:
AD[31:24] is byte 0, AD[23:16] is
byte 1, AD[15:8] is byte 2 and
AD[7:0] is byte 3.
When little endian mode is se-
lected, the order of bytes on the
AD bus during a data phase is:
AD[31:24] is byte 3, AD[23:16] is
byte 2, AD[15:8] is byte 1 and
AD[7:0] is byte 0.
Byte swap only affects data
transfers that involve the FIFOs.
Initialization block transfers, de-
scriptor transfers, RDP, RAP,
BDP and PCI configuration
space accesses, Address PROM
transfers, and Expansion ROM
accesses are not affected by the
setting of the BSWP bit.
Note that the byte ordering of the
PCI bus is defined to be little
endian. BSWP should not be set
to ONE when the PCnet-PCI II
controller is used in a PCI
bus application.
Read/Write accessible always.
BSWP is cleared by H_RESET
or S_RESET and is not affected
by STOP.
Reserved location. The default
value of this bit is a ZERO. Writ-
ing a ONE to this bit has no effect
on device function. If a ONE is
written to this bit, then a ONE will
be read back. Existing drivers
may write a ONE to this bit for
compatibility, but new drivers
should write a ZERO to this bit
3
EMBA
2
BSWP
1
RES
相關(guān)PDF資料
PDF描述
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AVI\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AVI\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AVIW 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVW 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AWW WAF 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*