Data Sheet
AD9520-5
Rev. A | Page 7 of 76
CLOCK INPUTS
Table 3.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CLOCK INPUTS (CLK, CLK)
Differential input
Input Frequency
2.4
GHz
High frequency distribution (VCO divider)
2.0
GHz
Distribution only (VCO divider bypassed); this is the
frequency range supported by the channel divider for all
divide ratios except divide-by-17 and divide-by-3
1.6
GHz
Distribution only (VCO divider bypassed); this is the
frequency range supported by all channel divider ratios
Input Sensitivity, Differential
150
mV p-p
Measured at 2.4 GHz; jitter performance is improved with
slew rates > 1 V/ns ; the input sensitivity is sufficient for
ac-coupled LVDS and LVPECL signals
Input Level, Differential
2
V p-p
Larger voltage swings can turn on the protection diodes
and can degrade jitter performance
Input Common-Mode Voltage, VCM
1.3
1.57
1.8
V
Self-biased; enables ac coupling
Input Common-Mode Range, VCMR
1.3
1.8
V
With 200 mV p-p signal applied; dc-coupled
Input Sensitivity, Single-Ended
150
mV p-p
CLK ac-coupled; CLK ac-bypassed to RF ground
Input Resistance
3.9
4.7
5.7
kΩ
Self-biased
Input Capacitance
2
pF
1
Below about 1 MHz, the input should be dc-coupled. Care should be taken to match VCM.
CLOCK OUTPUTS
Table 4.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVPECL CLOCK OUTPUTS
Termination = 50 Ω to VS_DRV 2 V
OUT0, OUT1, OUT2, OUT3, OUT4, OUT5,
OUT6, OUT7, OUT8, OUT9, OUT10,
OUT11
Differential (OUT, OUT)
Output Frequency, Maximum
2400
MHz
are possible, but the resulting amplitude does not meet the
VOD specification; the maximum output frequency is limited
by the maximum frequency at the CLK inputs
Output High Voltage, VOH
VS_DRV
1.07
VS_DRV
0.96
VS_DRV
0.84
V
Output Low Voltage, VOL
VS_DRV
1.95
VS_DRV
1.79
VS_DRV
1.64
V
Output Differential Voltage, VOD
660
820
950
mV
VOH VOL for each leg of a differential pair for default
amplitude setting with the driver not toggling; the peak-to-
peak amplitude measured using a differential probe across
the differential pair with the driver toggling is roughly 2×
CMOS CLOCK OUTPUTS
OUT0A, OUT0B, OUT1A, OUT1B, OUT2A,
OUT2B, OUT3A, OUT3B, OUT4A, OUT4B,
OUT5A, OUT5B, OUT6A, OUT6B, OUT7A,
OUT7B, OUT8A, OUT8B, OUT9A, OUT9B,
OUT10A, OUT10B, OUT11A, OUT11B
Single-ended; termination = 10 pF
Output Frequency
250
MHz
Output Voltage High, VOH
VS
0.1
V
1 mA load, VS_DRV = 3.3 V/2.5 V
Output Voltage Low, VOL
0.1
V
1 mA load, VS_DRV = 3.3 V/2.5 V
Output Voltage High, VOH
2.7
V
10 mA load, VS_DRV = 3.3 V
Output Voltage Low, VOL
0.5
V
10 mA load, VS_DRV = 3.3 V
Output Voltage High, VOH
1.8
V
10 mA load, VS_DRV = 2.5 V
Output Voltage Low, VOL
0.6
V
10 mA load, VS_DRV = 2.5 V