參數(shù)資料
型號(hào): AD7294BCPZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 35/49頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT I2C/SRL 1M 56LFCSP
標(biāo)準(zhǔn)包裝: 1
類型: ADC,DAC
分辨率(位): 12 b
采樣率(每秒): 22.22k
數(shù)據(jù)接口: I²C,串行
電壓電源: 模擬和數(shù)字
電源電壓: 4.4 V ~ 5.5 V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 56-LFCSP-VQ(8x8)
包裝: 托盤
Data Sheet
AD7294
Rev. H | Page 39 of 48
MODES OF OPERATION
There are two different methods of initiating a conversion on
the AD7294: command mode and autocycle mode.
COMMAND MODE
In command mode, the AD7294 ADC converts on-demand on
either a single channel or a sequence of channels. To enter this
mode, the required combination of channels is written into the
command register (0x00). The first conversion takes place at the
end of this write operation, in time for the result to be read out
in the next read operation. While this result is being read out,
the next conversion in the sequence takes place, and so on.
To exit the command mode, the master should not acknowledge
the final byte of data. This stops the AD7294 transmitting,
allowing the master to assert a stop condition on the bus. It is
therefore important that, after writing to the command register,
a repeated start (Sr) signal be used rather than a stop (P) followed
by a start (S) when switching to read mode; otherwise, the
command mode exits after the first conversion.
After writing to the command register, the register pointer is
returned to its previous value. If a new pointer value is required
(typically the ADC Result Register 0x01), it can be written
immediately following the command byte. This extra write
operation does not affect the conversion sequence because the
second conversion triggers only at the start of the first read
operation.
The maximum throughput that can be achieved using this
mode with a 400 kHz I2C clock is (400 kHz/18) = 22.2 kSPS.
Figure 56 shows the command mode converting on a sequence
of channels including VIN0, VIN1, and ISENSE1.
1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the
write bit (low).
3. The addressed slave device (AD7294) asserts an
acknowledge on SDA.
4. The master sends the Command Register Address 0x00.
The slave asserts an acknowledge on SDA.
5. The master sends the Data Byte 0x13 which selects the
VIN0, VIN1, and ISENSE1 channels.
6. The slave asserts an acknowledge on SDA.
7. The master sends the result register address (0x01). The
slave asserts an acknowledge on SDA.
8. The master sends the 7-bit slave address followed by the
write bit (high).
9. The slave (AD7294) asserts an acknowledge on SDA.
10. The master receives a data byte, which contains the
alert_flag bit, the channel ID bits, and the four MSBs of the
converted result for Channel VIN0. The master then asserts
an acknowledge on SDA.
11. The master receives the second data byte, which contains
the eight LSBs of the converted result for Channel VIN0.
The master then asserts on acknowledge on SDA.
12. Point 10 and Point 11 repeat for Channel VIN1 and
Channel ISENSE1.
13. Once the master has received the results from all the
selected channels, the slave again converts and outputs
the result for the first channel in the selected sequence.
Point 10 to Point 12 are repeated.
14. The master asserts a no acknowledge on SDA and a stop
condition on SDA to end the conversion and exit
command mode.
The AD7294 automatically exits command mode if no read
occurs in a 5 ms period. To change the conversion sequence,
rewrite a new sequence to the command mode.
05747-
056
S
A
P
...
0
A
COMMAND = 0x13
A
VIN0<11:8>
A
POINT TO RESULT REG (0x01)
SR
1
A
*
A
CH ID (000)
ALERT?
...
A
CH ID (001)
ALERT?
A
...
A
ISENSE1<11:8>
*
A
...
A
VIN0<7:0>
...
........
A
* = POSITION OF A CONVERSION START
SLAVE ADDRESS
POINT TO COMMAND REG (0x00)
VIN1<7:0>
VIN0<7:0>
VIN1<11:8>
VIN0<11:8>
SLAVE ADDRESS
ISENSE1<7:0>
ALERT?
CH ID (100)
ALERT?
CH ID (000)
FROM MASTER TO SLAVE
FROM SLAVE TO MASTER
S = START CONDITION
SR = REPEATED START
P = STOP CONDITION
A = ACKNOWLEDGE
A = NOT ACKNOWLEDGE
Figure 56. Command Mode Operation
相關(guān)PDF資料
PDF描述
MS27505E17B8SC CONN RCPT 8POS BOX MNT W/SCKT
MS3114F24-61S CONN RCPT 61POS JAM NUT W/SCKT
D38999/20WH21PA CONN RCPT 21POS WALL MNT W/PINS
MS27656T23B55PA CONN RCPT 55POS WALL MNT W/PINS
D38999/26MJ43JA CONN PLUG 43POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7294BCPZRL 功能描述:IC ADC 12BIT I2C/SRL 1M 56LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD7294BSUZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12B Monitor & Cntrl System w/ Temp Sensr RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD7294BSUZRL 制造商:Analog Devices 功能描述:Temp Sensor Digital Serial (2-Wire, I2C) 64-Pin TQFP 制造商:Analog Devices 功能描述:TEMP SENSOR DGTL SERL (2-WIRE, I2C) 64TQFP - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 12BIT W/DAC/TEMP 64TQFP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 12-Bit Multi-Channel ADC DAC wt Temp IC 制造商:Analog Devices 功能描述:CONVERTER - ADC
AD7298 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 1MSPS, 12-Bit SAR ADC with Temperature Sensor
AD7298-1BCPZ 功能描述:IC ADC 10BIT SPI/SRL 8CH 20LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6