參數(shù)資料
型號： AD7294BCPZ
廠商： Analog Devices Inc
文件頁數(shù)： 26/49頁
文件大?。?/td> 0K
描述： IC ADC 12BIT I2C/SRL 1M 56LFCSP
標準包裝： 1
類型： ADC，DAC
分辨率（位）： 12 b
采樣率（每秒）： 22.22k
數(shù)據(jù)接口： I²C，串行
電壓電源： 模擬和數(shù)字
電源電壓： 4.4 V ~ 5.5 V
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 56-VFQFN 裸露焊盤，CSP
供應商設備封裝： 56-LFCSP-VQ（8x8）
包裝： 托盤
Data Sheet
AD7294
Rev. H | Page 31 of 48
CONFIGURATION REGISTER (0x09)
The configuration register is a 16-bit read/write register that
sets the operating modes of the AD7294. The bit functions of
the configuration register are outlined in Table 23 and Table 24.
On power-up, the configuration register is reset to 0x0000.
Sample Delay and Bit Trial Delay
It is recommended that no I2C bus activity occur when a con-
version is taking place; however, this may not be possible, for
example, when operating in autocycle mode. Bit D14 and Bit D13
in the configuration register are used to delay critical sample
intervals and bit trials from occurring while there is activity
on the I2C bus. On power-up, Bit D14 (noise-delayed sampling),
Bit D13 (noise-delayed bit trials), and Bit D3 (I2C filters) are
enabled (set to 0). This configuration is appropriate for low
frequency applications because the bit trials are prevented from
occurring when there is activity on the I2C bus, thus ensuring
good dc linearity perfor-mance. For high frequency input
signals, it may be desirable to have a known sampling point, thus
the noise-delayed sampling can be disabled by writing a 1 to Bit
D14 in the configuration register. This ensures that the
sampling instance is fixed relative to SDA, resulting in improved
SNR performance. If noise-delay samplings extend longer than 1
s, the current conversion terminates. This termination can occur
if there are edges on SDA that are outside the I2C specification.
When noise-delayed sampling is enabled, the rise and fall times
must meet the I2C-specified standard. When D13 is enabled, the
conversion time may vary.
The default configuration for Bit D3 (enabled) is recommended
for normal operation because it ensures that the I2C requirements
for tOf (minimum)and tSP are met. The I2C filters reject glitches
shorter than 50 ns. If this function is disabled, the conversion
results are more susceptible to noise from the I2C bus.
Table 23. Configuration Register Bit Function Description D15 to D8
Channel
Bit
D15
D14
D13
D12
D11
D10
D9
D8
Function
Reserved
Noise-delayed
sampling. Use to
delay critical
sample intervals
from occurring
when there is
activity on the
I2C bus.
Noise-delayed
bit trials. Use to
delay critical bit
trials from
occurring when
there is activity
on the I2C bus.
Autocycle
mode
Pseudo
differential
mode for
VIN3/VIN4
Pseudo
differential
mode for
VIN1/VIN2
Differential
mode for
VIN3/VIN4
Differential
mode for
VIN1/VIN2
Setting
Enabled = 0
Enabled = 1
Disabled = 1
Disabled = 0
Table 24. Configuration Register Bit Function Description D7 to D0
Channel
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Function
2VREF range
for VIN4
2VREF range
for VIN3
2VREF range
for VIN2
2VREF range
for VIN1
I2C filters
ALERT pin
BUSY pin (D2 = 0),
clear alerts (D2 = 1)
Select ALERT
pin polarity
(active high/
active low)
Setting
Enabled = 1
Disabled = 0
Enabled = 1
Disabled = 0
Enabled = 1
Disabled = 0
Enabled = 1
Disabled = 0
Enabled = 0
Disabled = 1
Enabled
D2 = 1
D1 = 0
Disabled
D2 = 0
Enabled
D1 = 1 + D0 = 0
Disabled D1 = 0
Active high = 1
Active low = 0
Table 25. Alert/Busy Function Description
D2
D1
ALERT/BUSY Pin Functions
0
Pin does not provide any interrupt signal.
0
1
Configures pin as a busy output.
1
0
Configures pin as an alert output.
1
Resets the ALERT/BUSY output pin, the alert_flag bit in the conversion result register, and the entire alert status register (if any is
active). 1,1 is written to Bits[D2:D1] in the configuration register to reset the ALERT/BUSY pin, the alert_flag bit, and the alert status
register. Following this write, the contents of the configuration register read 1, 0 for Bit D2 and Bit D1, respectively, if read back.
Table 26. ADC Input Mode Example
D11
D10
D9
D8
Description
0
All channels single-ended
0
1
Differential mode on V
IN1/VIN2
0
1
0
1
Pseudo differential mode on V
IN1/VIN2
相關PDF資料
PDF描述
MS27505E17B8SC CONN RCPT 8POS BOX MNT W/SCKT
MS3114F24-61S CONN RCPT 61POS JAM NUT W/SCKT
D38999/20WH21PA CONN RCPT 21POS WALL MNT W/PINS
MS27656T23B55PA CONN RCPT 55POS WALL MNT W/PINS
D38999/26MJ43JA CONN PLUG 43POS STRAIGHT W/SCKT
相關代理商/技術參數(shù)
參數(shù)描述
AD7294BCPZRL 功能描述:IC ADC 12BIT I2C/SRL 1M 56LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤
AD7294BSUZ 功能描述:模數(shù)轉換器 - ADC 12B Monitor & Cntrl System w/ Temp Sensr RoHS:否 制造商:Analog Devices 通道數(shù)量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體:
AD7294BSUZRL 制造商:Analog Devices 功能描述:Temp Sensor Digital Serial (2-Wire, I2C) 64-Pin TQFP 制造商:Analog Devices 功能描述:TEMP SENSOR DGTL SERL (2-WIRE, I2C) 64TQFP - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 12BIT W/DAC/TEMP 64TQFP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 12-Bit Multi-Channel ADC DAC wt Temp IC 制造商:Analog Devices 功能描述:CONVERTER - ADC
AD7298 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 1MSPS, 12-Bit SAR ADC with Temperature Sensor
AD7298-1BCPZ 功能描述:IC ADC 10BIT SPI/SRL 8CH 20LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*