參數(shù)資料
型號(hào): 28F160C18
廠商: Intel Corp.
英文描述: 1.8V Advanced+ Boot Block Flash Memory(1.8V高級(jí)引導(dǎo)塊閃速存儲(chǔ)器)
中文描述: 1.8高級(jí)啟動(dòng)塊閃存(1.8V的高級(jí)引導(dǎo)塊閃速存儲(chǔ)器)
文件頁(yè)數(shù): 11/52頁(yè)
文件大?。?/td> 272K
代理商: 28F160C18
E
If RST# is taken low for time t
PLPH
during a program
or erase operation, the operation will be aborted
and the memory contents at the aborted location
(for a program) or block (for an erase) are no longer
valid, since the data may be partially erased or
written. The abort process goes through the
following sequence: When RST# goes low, the
device shuts down the operation in progress, a
process which takes time t
PLRH
to complete. After
this time t
PLRH
, the part will either reset to read
array mode (if RST# has gone high during t
PLRH
,
Figure 9B) or enter reset mode (if RST# is still logic
low after t
PLRH
, Figure 9C). In both cases, after
returning from an aborted operation, the relevant
time t
PHQV
or t
PHWL
/t
PHEL
must be waited before a
read or write operation is initiated, as discussed in
the previous paragraph. However, in this case,
these delays are referenced to the end of t
PLRH
rather than when RST# goes high.
28F160C18
11
ADVANCE INFORMATION
As with any automated device, it is important to
assert RST# during system reset. When the system
comes out of reset, processor expects to read from
the flash memory. Automated flash memories
provide status information when read during
program or block erase operations. If a CPU reset
occurs with no flash memory reset, proper CPU
initialization may not occur because the flash
memory may be providing status information
instead of array data. Intel Flash memories allow
proper CPU initialization following a system reset
through the use of the RST# input. In this
application, RST# is controlled by the same
RESET# signal that resets the system CPU.
3.1.5
WRITE
A write takes place when both CE# and WE# are
low and OE# is high. Commands are written to the
Command User Interface (CUI) using standard
microprocessor write timings to control flash
operations. The CUI does not occupy an
addressable memory location. The address and
data buses are latched on the rising edge of the
second WE# or CE# pulse, whichever occurs first.
Figure 8 illustrates a program and erase operation.
The available commands are shown in Table 6, and
Appendix A provides detailed information on
moving between the different modes of operation
using CUI commands.
There are two commands that modify array data:
Program (40H) and Erase (20H). Writing either of
these commands to the internal Command User
Interface (CUI) initiates a sequence of internally
-
timed functions that culminate in the completion of
the requested task (unless that operation is aborted
by either RST# being driven to V
IL
for t
PLRH
or an
appropriate suspend command).
3.2
Modes of Operation
The flash memory has four read modes and two
write modes. The read modes are read array, read
configuration, read status, and read query. The
write modes are program and block erase. Three
additional modes (erase suspend to program, erase
suspend to read and program suspend to read) are
available only during suspended operations. These
modes
are
reached
summarized in Tables 5 and 6. A comprehensive
chart showing the state transitions is in Appendix A.
using
the
commands
3.2.1
READ ARRAY
When RST# transitions from V
IL
(reset) to V
IH
, the
device defaults to read array mode and will respond
to the read control inputs (CE#, address inputs, and
OE#) without any additional CUI commands.
When the device is in read array mode, four control
signals control data output:
WE# must be logic high (V
IH
)
CE# must be logic low (V
IL
)
OE# must be logic low (V
IL
)
RST# must be logic high (V
IH
)
In addition, the address of the desired location must
be applied to the address pins. If the device is not
in read array mode, as would be the case after a
program or erase operation, the Read Array
command (FFH) must be written to the CUI before
array reads can take place.
相關(guān)PDF資料
PDF描述
28F160C2 2.4V Advanced+ Boot Block Flash Memory(2.4V高級(jí)引導(dǎo)塊閃速存儲(chǔ)器)
28F800C2 2.4V Advanced+ Boot Block Flash Memory(2.4V高級(jí)引導(dǎo)塊閃速存儲(chǔ)器)
28F160S3 3 V FlashFile Memory(3 V FlashFile 存儲(chǔ)器)
28F320S3 3 V、32MB FlashFile Memory(3 V、32M位FlashFile 存儲(chǔ)器)
28F160S5 5 V FlashFile Memory(5 V FlashFile 存儲(chǔ)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F160C3 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 Volt Intel Advanced+ Boot Block Flash Memory
28F160C3BA90 制造商: 功能描述: 制造商:Intel 功能描述: 制造商:undefined 功能描述:
28F160C3TD70 制造商: 功能描述: 制造商:undefined 功能描述:
28F160F3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FAST BOOT BLOCK FLASH MEMORY FAMILY 8 AND 16 MBIT
28F160F3B95 制造商:Intel 功能描述: