- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄293745 > 1893YI-10 (INTEGRATED DEVICE TECHNOLOGY INC) DATACOM, INTERFACE CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | 1893YI-10 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | DATACOM, INTERFACE CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, TQFP-64 |
| 文件頁(yè)數(shù)： | 97/152頁(yè) |
| 文件大?。?/td> | 943K |
| 代理商： | 1893YI-10 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)當(dāng)前第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)
Chapter 7
Functional Blocks
ICS1893 Rev C 6/6/00
June, 2000
49
ICS1893 - Release
Copyright 2000, Integrated Circuit Systems, Inc.
All rights reserved.
7.4.4
100Base-TX Operation: Adaptive Equalizer
The ICS1893 has a TP-PMD sublayer that uses adaptive equalization circuitry to compensate for signal
amplitude and phase distortion incurred from the transmission medium. At a data rate of 100 Mbps, the
transmission medium (that is, the cable) introduces significant signal distortion because of high-frequency
attenuation and phase shift. The high-frequency loss occurs primarily because of the cable skin effect that
causes the conductor resistance to rise as the square of the frequency rises.
The ICS1893 has an adaptive equalizer that accurately compensates for these losses in shielded
twisted-pair (STP) and unshielded twisted-pair (UTP) cables. The DSP-based adaptive equalizer uses a
technique that compensates for a wide range of cable lengths. The optimizing parameter for the
equalization process is the overall bit error rate of the ICS1893. This technique closes the loop on the entire
data reception process and provides a very high overall reliability.
7.4.5
100Base-TX Operation: Twisted-Pair Transmitter
The ICS1893 uses the same Twisted-Pair Transmit pins (TP_TXP and TP_TXN) for both 10Base-T and
100Base-TX operations. Each twisted-pair transmitter module is a current-driven, differential driver that
can supply either of the following:
A two-level 10Base-T (that is, Manchester-encoded) signal
A three-level 100Base-TX (that is, MLT-3 encoded) signal
The ICS1893 interfaces with the medium through an isolation transformer (sometimes referred to as a
magnetic module). The ICS1893’s transmitter uses wave-shaping techniques to control the output signal
rise and fall times (thereby eliminating the need for external filters) and interfaces directly to the isolation
transformer.
Note:
1.
In reference to the ICS1893, the term ‘Twisted-Pair Transmitter’refers to the set of Twisted-Pair
Transmit output pins (TP_TXP and TP_TXN).
2.
For information on the 10Base-T Twisted-Pair Transmitter, see Section 7.5.11, “10Base-T Operation:
Twisted-Pair Transmitter”.
7.4.6
100Base-TX Operation: Twisted-Pair Receiver
The ICS1893 uses the same Twisted-Pair Receive pins (TP_RXP and TP_RXN) for both 10Base-T and
100Base-TX operations. The internal twisted-pair receiver modules interface with the medium through an
isolation transformer. The 100Base-TX receiver module accepts and processes a differential three-level
100Base-TX (that is, MLT-3 encoded) signal from the isolation transformer. (In contrast, the 10Base-T
receiver module accepts and processes a differential two-level, Manchester- encoded, 10Base-T signal
from the isolation transformer).
Note:
1.
In reference to the ICS1893, the term ‘Twisted-Pair Receiver’refers to the set of Twisted-Pair Receive
output pins (TP_RXP and TP_RXN).
2.
For information on the 10Base-T Twisted-Pair Receiver, see Section 7.5.12, “10Base-T Operation:
Twisted-Pair Receiver”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1894-40KLF | DATACOM, INTERFACE CIRCUIT, QCC40 |
| 1894-40KLFT | DATACOM, INTERFACE CIRCUIT, QCC40 |
| 1895230000 | 15 A, STRIP TERMINAL BLOCK, 2 ROWS, 2 DECKS |
| 18F-08P-241 | 8 CONTACT(S), CABLE MOUNT, MINI DIN CONNECTOR, PLUG |
| 18F-08P-244 | 8 CONTACT(S), CABLE MOUNT, MINI DIN CONNECTOR, PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 1893YI-10LF | 功能描述:以太網(wǎng) IC 3.3V 10/100 BASE TX INTEGRATED PHYCEIVER RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| 1893YI-10LFT | 功能描述:以太網(wǎng) IC 3.3V 10/100 BASE TX INTEGRATED PHYCEIVER RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| 1894 | 功能描述:支架與墊片 HEX .187X.625 ALUM RoHS:否 制造商:Schurter 類型:Transipillar Spacers 長(zhǎng)度:16 m 螺紋大小:M4 外徑:10 mm 材料:Nylon with Steel 電鍍:Zinc |
| 1894# | 制造商:Fluke Electronics 功能描述:BNC (F)/BANANA PLUG 制造商:Pomona Electronics 功能描述: |
| 1894 | 制造商:Pomona Electronics 功能描述:ADAPTER BNC FEMALE-BANANA PLUG 制造商:Pomona Electronics 功能描述:ADAPTER, BNC FEMALE-BANANA PLUG |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。