參數資料
型號: 1893YI-10
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 網絡接口
英文描述: DATACOM, INTERFACE CIRCUIT, PQFP64
封裝: 10 X 10 MM, TQFP-64
文件頁數: 151/152頁
文件大小: 943K
代理商: 1893YI-10
ICS1893 Rev C 6/6/00
June, 2000
98
Chapter 8
Management Register Set
ICS1893 Data Sheet - Release
Copyright 2000, Integrated Circuit Systems, Inc.
All rights reserved.
8.13.2
Polarity Reversed (bit 18.14)
The Polarity Reversed bit is used to inform an STA whether the ICS1893 has detected that the signals on
the Twisted-Pair Receive Pins (TP_RXP and TP_RXN) are reversed. When the signal polarity is:
Correct, the ICS1893 sets bit 18.14 to a logic zero.
Reversed, the ICS1893 sets bit 18.14 to logic one.
Note:
The ICS1893 can detect this situation and perform all its operations normally, independent of the
reversal.
8.13.3
ICS Reserved (bits 18.13:6)
See Section 8.11.2, “ICS Reserved (bits 16.14:11)”, the text for which also applies here.
8.13.4
Jabber Inhibit (bit 18.5)
The Jabber Inhibit bit allows an STA to disable Jabber Detection. When an STA sets this bit to:
Zero, the ICS1893 enables 10Base-T Jabber checking.
One, the ICS1893 disables its check for a Jabber condition during data transmission.
8.13.5
ICS Reserved (bit 18.4)
See Section 8.11.2, “ICS Reserved (bits 16.14:11)”, the text for which also applies here.
8.13.6
Auto Polarity Inhibit (bit 18.3)
The Auto Polarity Inhibit bit allows an STA to prevent the automatic correction of a polarity reversal on the
Twisted-Pair Receive pins (TP_RXP and TP_RXN). If an STA sets this bit to logic:
Zero (the default), the ICS1893 automatically corrects a polarity reversal on the Twisted-Pair Receive
pins.
One, the ICS1893 either disables or inhibits the automatic correction of reversed Twisted-Pair Receive
pins.
Note:
This bit is also used to correct a reversed signal polarity for 100Base-TX operations.
8.13.7
SQE Test Inhibit (bit 18.2)
The SQE Test Inhibit bit allows an STA to prevent the generation of the Signal Quality Error pulse. When
an STA sets this bit to logic:
Zero, the ICS1893 enables its SQE Test generation.
One, the ICS1893 disables its SQE Test generation.
The SQE Test provides the ability to verify that the Collision Logic is active and functional. A 10Base-T
SQE test is performed by pulsing the Collision signal for a short time after each packet transmission
completes, that is, after TXEN goes inactive.
Note:
1.
The SQE Test is automatically inhibited in full-duplex and repeater modes, thereby disabling the
functionality of this bit.
2.
This bit is a control bit and not a status bit. Therefore, it is not updated to indicate this automatic
inhibiting of the SQE test in full-duplex mode or repeater mode.
相關PDF資料
PDF描述
1894-40KLF DATACOM, INTERFACE CIRCUIT, QCC40
1894-40KLFT DATACOM, INTERFACE CIRCUIT, QCC40
1895230000 15 A, STRIP TERMINAL BLOCK, 2 ROWS, 2 DECKS
18F-08P-241 8 CONTACT(S), CABLE MOUNT, MINI DIN CONNECTOR, PLUG
18F-08P-244 8 CONTACT(S), CABLE MOUNT, MINI DIN CONNECTOR, PLUG
相關代理商/技術參數
參數描述
1893YI-10LF 功能描述:以太網 IC 3.3V 10/100 BASE TX INTEGRATED PHYCEIVER RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
1893YI-10LFT 功能描述:以太網 IC 3.3V 10/100 BASE TX INTEGRATED PHYCEIVER RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
1894 功能描述:支架與墊片 HEX .187X.625 ALUM RoHS:否 制造商:Schurter 類型:Transipillar Spacers 長度:16 m 螺紋大小:M4 外徑:10 mm 材料:Nylon with Steel 電鍍:Zinc
1894# 制造商:Fluke Electronics 功能描述:BNC (F)/BANANA PLUG 制造商:Pomona Electronics 功能描述:
1894 制造商:Pomona Electronics 功能描述:ADAPTER BNC FEMALE-BANANA PLUG 制造商:Pomona Electronics 功能描述:ADAPTER, BNC FEMALE-BANANA PLUG