- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376461 > XRT72L71 (Exar Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | XRT72L71 |
| 廠商： | Exar Corporation |
| 元件分類： | 通信及網(wǎng)絡 |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 27/104頁 |
| 文件大?。?/td> | 1156K |
| 代理商： | XRT72L71 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
á
XRT72L71
DS3 ATM UNI/CLEAR CHANNEL FRAMER
PRELIMINARY
REV. P1.0.5
27
119
TxOH
I
Transmit Overhead Input Pin
The Transmit Overhead Data Input Interface accepts the overhead data via
this input pin, and inserts into the "overhead" bit position within the very next
"outbound" DS3 frame. If the "TxOHIns" pin is pulled "High", the Transmit
Overhead Data Input Interface will sample the data at this input pin (TxOH),
on the falling edge of the "TxOHClk" output pin. Conversely, if the "TxOHIns"
pin is pulled "Low", then the Transmit Overhead Data Input Interface will NOT
sample the data at this input pin (TxOH). Consequently, this data will be
ignored.
120
TxCellTxed
O
Transmit Cell Processor—Cell Transmitted Indicator:
This output pin
pulses “High” each time the Transmit Cell Processor transmits a cell to the
Transmit PLCP Processor (or Transmit DS3 Framer).
N
OTE
:
This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
121
TxOHClk
O
Transmit Overhead Clock:
The function of this pin is the same in both Clear Channel and ATM UNI
Modes of the XRT72L71. This pin serves as the clock signal for the external
interface to insert the OH data on the TxOH pin. The user can insert OH data
on the TxOH pin at the rising edge of this clock signal.
122
TxOHFrame
O
Transmit Overhead Framing Pulse:
The function of this pin is same in both Clear Channel and ATM UNI modes of
XRT72L71. When the external interface samples this pin "High" at the rising
edge of TxOHClk, it should provide 'X' bit (first OH bit within DS3 frame) on
the TxOH pin. This signal is "High" for one TxOHClk duration and repeats
once for each DS3 frame.
123
TxUEn
I
Transmit UTOPIA Interface Block—Write Enable:
This active-”Low” signal,
from the ATM Layer processor enables the data on the Transmit UTOPIA Data
Bus to be written into the TxFIFO on the rising edge of TxUClk. When this sig-
nal is asserted, then the contents of the byte or word that is present, on the
Transmit UTOPIA Data Bus, will be latched into the Transmit UTOPIA Interface
block, on the rising edge of TxUClk.
When this signal is negated, then the Transmit UTOPIA Data bus inputs will be
tri-stated.
N
OTE
:
The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in the “Clear-Channel-Framer” Mode.
124
TxUSoC
I
Transmitter—Start of Cell (SoC) Indicator Input:
This input pin is driven by
the ATM Layer processor and is used to indicate the start of an ATM cell that is
being transmitted from the ATM layer processor. This input pin must be pulsed
“High” when the first byte (or word) of a new cell is present on the Transmit
UTOPIA Data Bus. This input pin must remain “Low” at all other times.
N
OTE
:
The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in the “Clear-Channel-Framer” Mode.
125
TxUPrty
I
Transmit UTOPIA Data Bus—Parity Input:
The ATM Layer processor will
apply the parity value of the byte or word which is being applied to the Trans-
mit UTOPIA Data Bus (e.g., TxUData[7:0] or TxUData[15:0]) inputs of the
UNI, respectively. Note: this parity value should be computed based upon the
odd-parity of the data applied at the Transmit UTOPIA Data Bus. The Transmit
UTOPIA Interface block (within the UNI) will independently compute an odd-
parity value of each byte (or word) that it receives from the ATM Layer proces-
sor and will compare it with the logic level of this input pin.
N
OTE
:
The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in the “Clear-Channel-Framer” Mode.
PIN DESCRIPTION (CONTINUED)
P
IN
N
O
.
S
YMBOL
T
YPE
D
ESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| XRT72L73 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT72L74 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT7300IV | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7300 | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7302 | 2 Channel E3/DS3/STS-1 Line Interface Unit(2通道 E3/DS3/STS-1線接口單元) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT72L71ES-00PCI | 功能描述:網(wǎng)絡控制器與處理器 IC T73LC00A+T71D00 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT72L71IQ | 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT72L71IQ-F | 功能描述:網(wǎng)絡控制器與處理器 IC Single CH DS3 UNI (3.3V) RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT72L73IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XRT72L74IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。