- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376461 > XRT72L71 (Exar Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | XRT72L71 |
| 廠商： | Exar Corporation |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 16/104頁 |
| 文件大?。?/td> | 1156K |
| 代理商： | XRT72L71 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
XRT72L71
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. P1.0.5
á
PRELIMINARY
16
28
LLOOP
O
Local Loop-back Output Pin (to the XRT7300 E3/DS3/STS-1 LIU IC):
This
output pin is intended to be connected to the LLOOP input pin of the XRT7300
LIU IC. This input pin, along with “RLOOP” (pin 26) permits the user to config-
ure the XRT7300 LIU IC to operate in either of the following three (3) loop-
back modes.
Analog Local Loop-Back Mode
Digital Local Loop-Back Mode
Remote Loop-Back Mode.
Writing a “1” to bit 1 of the “Line Interface Drive Register” (Address = 0x72) will
cause this output pin to toggle “High”. Writing a “0” to this bit-field will cause
the RLOOP output to toggle “Low”.
N
OTE
:
If the user is not using the XRT7300 DS3/E3/STS-1 LIU IC, then this
output pin can be used for other purposes.
29
Int
O
Interrupt Request Output:
This open-drain, active-”Low” output signal will be
asserted when the UNI/Framer is requesting interrupt service from the local
microprocessor. This output pin should typically be connected to the “Interrupt
Request” input of the local microprocessor.
30
RxLCD
O
Loss of Cell Delineation Indicator:
This active-"High" output pin will be
asserted whenever the Receive Cell Processor has experienced a “Loss of
Cell Delineation”. This pin will return “Low” once the Receive Cell Processor
has regained Cell Delineation.
N
OTE
:
This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
31
GND
***
Ground Pin Signal
32
CS
I
Chip Select Input:
This active-”Low” input signal selects the Microprocessor
Interface Section of the UNI/Framer and enables Read/Write operations
between the “l(fā)ocal” microprocessor and the UNI/Framer on-chip registers and
RAM locations.
33
RD_DS
I
Read Data Strobe (Intel Mode):
If the microprocessor interface is operating
in the Intel Mode, then this input will function as the RD (READ STROBE)
input signal from the local
μ
P
. Once this active-”Low” signal is asserted, then
the UNI/Framer will place the contents of the addressed registers (within the
UNI/Framer IC) on the Microprocessor Data Bus (D[15:0]). When this signal is
negated, the Data Bus will be tri-stated.
Data Strobe (Motorola Mode):
If the microprocessor interface is operating in
the Motorola mode, then this pin will function as the active-”Low” Data Strobe
signal.
34
RxGFC
O
Receive GFC Nibble Field Serial Output pin:
This pin, along with the RxG-
FCClk and the RxGFCMSB pins form the “Receive GFC Nibble-Field” serial
output port. This pin will serially output the contents of the GFC Nibble field of
each cell that is processed through the Receive Cell Processor. This data is
serially clocked out of this pin on the rising edge of the RxGFCClk signal. The
Most Significant Bit (MSB) of each GFC value is designated by a pulse at the
RxGFCMSB output pin.
N
OTE
:
This output pin is only active if the XRT72L71 has been configured to
operate in the “ATM UNI” Mode.
PIN DESCRIPTION (CONTINUED)
P
IN
N
O
.
S
YMBOL
T
YPE
D
ESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT72L73 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT72L74 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT7300IV | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7300 | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7302 | 2 Channel E3/DS3/STS-1 Line Interface Unit(2通道 E3/DS3/STS-1線接口單元) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT72L71ES-00PCI | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T73LC00A+T71D00 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT72L71IQ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT72L71IQ-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Single CH DS3 UNI (3.3V) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT72L73IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XRT72L74IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。