- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382724 > USS-820D USS-820D USB Device Controller PDF資料下載
參數(shù)資料
| 型號： | USS-820D |
| 英文描述： | USS-820D USB Device Controller |
| 中文描述： | 號- 820D USB設(shè)備控制器 |
| 文件頁數(shù)： | 43/58頁 |
| 文件大小： | 868K |
| 代理商： | USS-820D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
Agere Systems Inc.
43
Data Sheet, Rev. 4
June 2001
USB Device Controller
USS-820D
Firmware Responsibilities for USB
SETUP Commands
(continued)
Firmware must keep track of the direction of data flow
during a control transfer, and detect the start of the
status stage by a change in that direction. For control
OUT transfers, the status stage will be an IN, and the
firmware should write a zero-byte data packet to the
transmit FIFO, assuming the command completed
successfully. For control IN transfers, the status stage
will be an OUT, and the firmware should read the data
packet and set the RXFFRC register bit (like any other
OUT transfer), again assuming the command
completed successfully. This will cause an ACK to be
sent to the host, indicating a successful completion.
Firmware should stall endpoint 0 if it receives a stan-
dard command that does not match any of the defined
commands or a valid command that contains a param-
eter with a bad value (e.g., GET_STATUS[Endpoint x]
when endpoint x is not enabled). Firmware should also
stall if the data stage of a control transaction attempts
to transfer more bytes than were indicated by the
SETUP stage.
Firmware must interpret any vendor or class
commands as defined by the application.
Other Firmware Responsibilities
Frame Timer Behavior
The USS-820D contains an internal frame timer that
allows the device to lock to the USB host frame timer,
and to synthesize lost SOF packets, as required by the
USB specification. The frame timer requires three valid
SOF packets from the host in order to lock to the host
frame timer. This locked status is indicated by the
FTLOCK status bit in SOFH. In order to achieve this
lock, the interval between each SOF must be within
45 clocks of the nominal 12,000 clocks, and the
successive intervals must be within two clocks of each
other. Both of these conditions will be true in a correctly
functioning system with no bus errors. While the frame
timer is locked, it will synthesize SOFs by setting
ASOF, generating an SOF interrupt (if SOFIE = 1), and
asserting the SOFN pin (if SOFODIS = 0) for up to
three consecutive frames if SOF packets are no longer
received from the host. The frame timer will become
unlocked under any of the following conditions:
I
Hard or soft reset.
I
USB reset.
I
The device goes suspended.
I
No SOF packets are received from the host for three
frames.
I
An SOF is received that violates the USB specifica-
tion for frame interval or previous frame length com-
parison.
Suspend and Resume Behavior
Note:
In the following sections describing suspend and
resume behavior, the following terminology is
used:
I
Device—The entire product that contains the USS-
820D, such as a modem or printer.
I
Application—All electronic components of the device
other than the USS-820D, such as a microcontroller,
RAM, power control logic, reset logic, or crystal.
I
Firmware—Code running on the microcontroller
which is part of the application.
I
Controller—That intelligent part of the application
which uses the USS-820D address, data and read/
write pins to access its internal registers.
I
Powered-off components—Those parts of the appli-
cation which are connected to the USS-820D and
powered off during suspend, for example, a micro-
controller or RAM.
I
Hardware—Logic inside the USS-820D.
Table 40. Other Firmware Responsibilities
USB Event
USB Reset USB reset can be detected by reading a
1 from the RESET bit of the SSR
register. If the USB interrupt is enabled
(IE_RESET), this will be indicated by the
IRQN output. At that time, firmware
must reset any information it maintains
regarding endpoints, interfaces, alter-
nate settings, and configurations. All
RXEPEN and TXEPEN endpoints
should be set to 0, except for endpoint
0, which should be set to 1. The function
address register FADDR should be set
to 0. The data toggle bits for all
endpoints should be set to 0 as well. If
MCSR.FEAT = 1, FADDR is automati-
cally cleared to 0 when USB reset is
detected.
USB
Suspend
and
Resume
to meet the USB specifications for bus-
powered devices.
Firmware Responsibility
Firmware must manage the SUSPEND
and RESUME register bits, as docu-
mented in the following section, in order
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USS820D-DB | USS-820D USB Device Controller |
| UT12002 | 10/100 BASE T SINGLE PORT SURFACE MOUNT MAGNETICS |
| UT1701-7 | 500 Watt AC-DC Converters |
| UT1201-7 | 500 Watt AC-DC Converters |
| UT1240-7Z | 500 Watt AC-DC Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USS820D-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:USS-820D USB Device Controller |
| USS820FD | 制造商:AGERE 制造商全稱:AGERE 功能描述:USB Device Controller |
| USS-820FD | 制造商:AGERE 制造商全稱:AGERE 功能描述:USB Device Controller |
| USS820TD-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:USS-820D USB Device Controller |
| USSFZ 038 | 功能描述:WASHER FLAT 3/8" RoHS:否 類別:硬件，緊固件，配件 >> 墊圈 系列:* 標(biāo)準(zhǔn)包裝:100 系列:- 類型:扁平 螺紋/螺釘/孔尺寸:#10 螺釘尺寸 直徑 - 內(nèi)部:0.196"（4.98mm） 直徑 - 外部:0.500"（12.70mm）1/2" 厚度:0.047"（1.19mm） 鍍層:- 材質(zhì):尼龍 其它名稱:3177K |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。