- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382724 > USS-820D USS-820D USB Device Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | USS-820D |
| 英文描述： | USS-820D USB Device Controller |
| 中文描述： | 號(hào)- 820D USB設(shè)備控制器 |
| 文件頁數(shù)： | 31/58頁 |
| 文件大小： | 868K |
| 代理商： | USS-820D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
Agere Systems Inc.
31
Data Sheet, Rev. 4
June 2001
USB Device Controller
USS-820D
Register Interface
(continued)
Table 27. Receive FIFO Byte-Count High and Low Registers (RXCNTH, RXCNTL)—Address: RXCNTH =
07H, RXCNTL = 06H; Default: RXCNTH = 0000 0000B, RXCNTL = 0000 0000B
High and low registers are in a two-register ring buffer that is used to store the byte count for the data packets
received in the receive FIFO specified by EPINDEX. These registers are endpoint indexed.
Table 28. Receive FIFO Control Register (RXCON)—Address: 08H; Default: 0000 0100B
Controls the receive FIFO specified by EPINDEX. This register is endpoint indexed.
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
BC9
Bit 8
BC8
—
—
R
Bit 7
BC7
Bit 6
BC6
Bit 5
BC5
Bit 4
BC4
Bit 3
BC3
Bit 2
BC2
Bit 1
BC1
Bit 0
BC0
R
Bit
15:10
9:0
Symbol
—
BC[9:0]
Function/Description
Reserved.
Write 0s to these bits. Reads always return 0s.
Receive Byte Count (Read Only).
10-bit, ring buffer byte. Stores receive byte count
(RXCNT).
Bit 7
RXCLR
Bit 6
FFSZ1
Bit 5
FFSZ0
Bit 4
RXFFRC
Bit 3
RXISO
Bit 2
ARM
Bit 1
ADVWM
Bit 0
REVWP
R/W
Bit
7
Symbol
RXCLR
Function/Description
Receive FIFO Clear.
Setting this bit flushes the receive FIFO, resets all the read/write
pointers and markers, resets the RXSETUP, STOVW, EDOVW, RXVOID, RXERR, and
RXACK bits of the RXSTAT register, sets the RXEMP bit in RXFLG register, and clears all
other bits in RXFLG register. Hardware clears this bit when the flush operation is
completed. Setting this bit does not affect the RXSEQ bit of RXSTAT. This bit should only
be set when the endpoint is disabled or there is a FIFO error present. Firmware should
never set this bit to clear a SETUP packet. The next SETUP packet will automatically clear
the receive FIFO.
FIFO Size.
These bits select the size of the receive FIFO.
FFSZ[1:0]
Nonisochronous Size
Isochronous Size
00
16
01
64
10
8*
11
32*
6:5
FFSZ[1:0]
64
256
512
1024
* Assumes MCSR.FEAT = 1. If MCSR.FEAT = 0, these FFSZ settings indicate 64 bytes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USS820D-DB | USS-820D USB Device Controller |
| UT12002 | 10/100 BASE T SINGLE PORT SURFACE MOUNT MAGNETICS |
| UT1701-7 | 500 Watt AC-DC Converters |
| UT1201-7 | 500 Watt AC-DC Converters |
| UT1240-7Z | 500 Watt AC-DC Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USS820D-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:USS-820D USB Device Controller |
| USS820FD | 制造商:AGERE 制造商全稱:AGERE 功能描述:USB Device Controller |
| USS-820FD | 制造商:AGERE 制造商全稱:AGERE 功能描述:USB Device Controller |
| USS820TD-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:USS-820D USB Device Controller |
| USSFZ 038 | 功能描述:WASHER FLAT 3/8" RoHS:否 類別:硬件，緊固件，配件 >> 墊圈 系列:* 標(biāo)準(zhǔn)包裝:100 系列:- 類型:扁平 螺紋/螺釘/孔尺寸:#10 螺釘尺寸 直徑 - 內(nèi)部:0.196"（4.98mm） 直徑 - 外部:0.500"（12.70mm）1/2" 厚度:0.047"（1.19mm） 鍍層:- 材質(zhì):尼龍 其它名稱:3177K |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。