- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381210 > USS-344 USS-344 QuadraBus Four-Host PCI-to-USB OpenHCL Host Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | USS-344 |
| 英文描述： | USS-344 QuadraBus Four-Host PCI-to-USB OpenHCL Host Controller |
| 中文描述： | 號(hào)，344 QuadraBus四主機(jī)的PCI到USB主機(jī)控制器OpenHCL |
| 文件頁數(shù)： | 35/54頁 |
| 文件大?。?/td> | 850K |
| 代理商： | USS-344 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Agere Systems Inc.
35
Advance Data Sheet, Rev. 9
June 2001
Four-Host PCI-to-USB OpenHCI Host Controller
USS-344
QuadraBus
Legacy Support Registers
The legacy support function and all registers described in this section are available on all four embedded USB host
controllers. Four operational registers are used to provide the legacy support. Each of these registers is located on
a 32-bit boundary. The offset of these registers is relative to the base address of the respective host controller core
operational registers with HceControl located at offset 100h.
Table 121. Legacy Support Registers
Three of the operational registers (HceStatus, HceInput, HceOutput) are accessible at I/O address 60h and 64h
when emulation is enabled. Reads and writes to the registers using I/O addresses have side effects as outlined in
the Table 122.
Table 122. Emulated Registers
HceInput Register
Table 123. HceInput Register (104h)
I/O data that is written to ports 60h and 64h is captured in this register when emulation is enabled. This register
may be read or written directly by accessing it with its memory address in the host controller’s operational register
space. When accessed directly with a memory cycle, reads and writes of this register have no side effects.
Offset
100h
Register
HceControl
Description
Used to enable and control the emulation hardware and report various status
information.
Emulation side of the Legacy Input Buffer register.
Emulation side of the Legacy Output Buffer register where keyboard and
mouse data is to be written by software.
Emulation side of the Legacy Status register.
104h
108h
HceInput
HceOutput
10Ch
HceStatus
I/O
Address
60h
60h
Cycle
Type
IN
OUT
Register Contents
Accessed/Modified
HceOutput
HceInput
Side
Effects
IN from port 60h will set OutputFull in HceStatus to 0.
OUT to port 60h will set InputFull to 1 and CmdData to 0 in
HceStatus.
IN from port 64h returns current value of HceStatus with no
other side effect.
OUT to port 64h will set InputFull to 0 and CmdData in
HceStatus to 1.
64h
IN
HceStatus
64h
OUT
HceInput
Bit
7:0
31:8
Field
InputData
Reserved
R/W
R/W
—
Description
This register holds data that is written to I/O ports 60h and 64h.
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USSP0175 | LOW COST - HIGH PERFORMANC3 VOLTAGE CONTROLLED OSCILLATOR |
| USSP2330 | LOW COST - HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR |
| USSP2400 | LOW COST - HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR |
| UT100E | ASIC |
| UT100ER | ASIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USS-344QUADRABUS | 制造商:AGERE 制造商全稱:AGERE 功能描述:Four-Host PCI-to-USB OpenHCI Host Controller |
| USS344S-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:USS-344 QuadraBus Four-Host PCI-to-USB OpenHCL Host Controller |
| USS-4(1m) | 制造商:Ubon 功能描述:1m 1 to 0.4mm D Bulk |
| USS4350 | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:50V, 5A NPN LOW VCE(SAT) TRANSISTOR |
| USS4350G-AA3-R | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:50V, 5A NPN LOW VCE(SAT) TRANSISTOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。