- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381210 > USS-344 USS-344 QuadraBus Four-Host PCI-to-USB OpenHCL Host Controller PDF資料下載
參數(shù)資料
| 型號： | USS-344 |
| 英文描述： | USS-344 QuadraBus Four-Host PCI-to-USB OpenHCL Host Controller |
| 中文描述： | 號，344 QuadraBus四主機的PCI到USB主機控制器OpenHCL |
| 文件頁數(shù)： | 21/54頁 |
| 文件大?。?/td> | 850K |
| 代理商： | USS-344 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Agere Systems Inc.
21
Advance Data Sheet, Rev. 9
June 2001
Four-Host PCI-to-USB OpenHCI Host Controller
USS-344
QuadraBus
PCI Registers
(continued)
Table 58. Revision ID Register (08h)
Represents the current revision of the USS-344.
* The revision of the USS-344 can be identified either electronically or by physical markings. The revision can be identified
electronically using the standard PCI Revision ID register described in this table. The revision can also be identified by phys-
ical markings using the last letter of the USS-344 identifier code printed on the device. The USS-344 identifier code will be
printed using the format USS344XY, where X will identify the package type (M or T) and Y will identify the revision.
Table 59. Class Code Register (09h—0Bh)
The PCI class code for all OpenHCI host controllers is defined in the OpenHCI specification.
Table 60. Cache Line Size Register (0Ch)
No cache line is supported by the USS-344.
Table 61. Latency Timer Register (0Dh)
Controls the number of clock cycles the USS-344 may remain on the PCI bus after becoming bus master.
Table 62. Header Type Register (0Eh)
The USS-344 supports PCI header type 0 only.
Bits
Field
Read/Write
Reset/Description
7:0
Revision ID*
R
10h
Bits
Field
Read/Write
Reset/Description
10h = OpenHCI Host Controller
03h = Universal Serial Bus
0Ch = Serial Bus Controller
7:0
15:8
23:16
Programming Interface
Subclass
Base Class
R
R
R
Bits
Field
Read/Write
Reset/Description
7:0
Cache Line Size
R
00h
Bits
Field
Read/Write
Reset/Description
Upper 5 bits are read/write. Lower
3 bits are read only.
7:0
Latency Timer
R/W
Bits
Field
Read/Write
Reset/Description
80h = Multifunction PCI Device
7:0
Header Type
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USSP0175 | LOW COST - HIGH PERFORMANC3 VOLTAGE CONTROLLED OSCILLATOR |
| USSP2330 | LOW COST - HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR |
| USSP2400 | LOW COST - HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR |
| UT100E | ASIC |
| UT100ER | ASIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USS-344QUADRABUS | 制造商:AGERE 制造商全稱:AGERE 功能描述:Four-Host PCI-to-USB OpenHCI Host Controller |
| USS344S-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:USS-344 QuadraBus Four-Host PCI-to-USB OpenHCL Host Controller |
| USS-4(1m) | 制造商:Ubon 功能描述:1m 1 to 0.4mm D Bulk |
| USS4350 | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:50V, 5A NPN LOW VCE(SAT) TRANSISTOR |
| USS4350G-AA3-R | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:50V, 5A NPN LOW VCE(SAT) TRANSISTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。