- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381210 > USS-344 USS-344 QuadraBus Four-Host PCI-to-USB OpenHCL Host Controller PDF資料下載
參數(shù)資料
| 型號： | USS-344 |
| 英文描述： | USS-344 QuadraBus Four-Host PCI-to-USB OpenHCL Host Controller |
| 中文描述： | 號，344 QuadraBus四主機的PCI到USB主機控制器OpenHCL |
| 文件頁數(shù)： | 27/54頁 |
| 文件大?。?/td> | 850K |
| 代理商： | USS-344 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Agere Systems Inc.
27
Advance Data Sheet, Rev. 9
June 2001
Four-Host PCI-to-USB OpenHCI Host Controller
USS-344
QuadraBus
PCI Registers
(continued)
Table 91. Expansion ROM Base Address Register (30h—33h)
Expansion ROM not supported by the USS-344.
Table 92. Capabilities Pointer Register (34h)
Table 93. Interrupt Line Register (3Ch)
Table 94. Interrupt Pin Register (3Dh)
If TEST0 = 0b, interrupt A is used as the PCI interrupt for this core.
If TEST0 = 1b, interrupt D is used as the PCI interrupt for this core.
Table 95. Min_Gnt Register (3Eh)
The USS-344 can support a four DWORD master burst read or write which requires less than 500 ns.
Table 96. Max_Lat Register (3Fh)
The USS-344 requires service at a minimum interval of 21.3
μ
s.
Table 97. Special—Subsystem Write Capability (4Ch)
This is a special register implemented for compliance with
Microsoft
PC98 Specification, Chapter 9, Item 11. Bit 0
is read/write to allow the system BIOS to enable write capability of the Subsystem Vendor ID and Subsystem ID
registers (refer to Tables 23 and 24).
Bits
Field
Read/Write
Reset/Description
00000000h
31:0
Expansion ROM Base
Address
R
Bits
Field
Read/Write
Reset/Description
TEST1 = 0b: 50h
TEST1 = 1b: 00h
7:0
Cap_Ptr
R
Bits
Field
Read/Write
Reset/Description
7:0
Interrupt Line
R/W
00h
Bits
Field
Read/Write
Reset/Description
TEST0 = 0b: 01h
TEST0 = 1b: 04h
7:0
Interrupt Pin
R
Bits
Field
Read/Write
Reset/Description
7:0
Min_Gnt
R
03h
Bits
Field
Read/Write
Reset/Description
7:0
Max_Lat
R
56h
Bits
Field
Read/Write
Reset/Description
00000000h
0b
0 = Subsystem write disabled
1 = Subsystem write enabled
31:1
0
Reserved
Subsystem Write
R
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USSP0175 | LOW COST - HIGH PERFORMANC3 VOLTAGE CONTROLLED OSCILLATOR |
| USSP2330 | LOW COST - HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR |
| USSP2400 | LOW COST - HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR |
| UT100E | ASIC |
| UT100ER | ASIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USS-344QUADRABUS | 制造商:AGERE 制造商全稱:AGERE 功能描述:Four-Host PCI-to-USB OpenHCI Host Controller |
| USS344S-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:USS-344 QuadraBus Four-Host PCI-to-USB OpenHCL Host Controller |
| USS-4(1m) | 制造商:Ubon 功能描述:1m 1 to 0.4mm D Bulk |
| USS4350 | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:50V, 5A NPN LOW VCE(SAT) TRANSISTOR |
| USS4350G-AA3-R | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:50V, 5A NPN LOW VCE(SAT) TRANSISTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。