參數(shù)資料
型號: SP37E760
廠商: SMSC Corporation
英文描述: 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS
中文描述: 3.3第VI / O控制器為嵌入式應(yīng)用
文件頁數(shù): 9/78頁
文件大?。?/td> 510K
代理商: SP37E760
SMSC DS – SP37E760
Page 9
Rev. 04/13/2001
PIN #
TQFP
87
QFP
89
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION
Transmit Data
2
(Note
4
)
Receive Data
1
Transmit Data
1
nRequest to
Send
(System
Option)
TXD2
O12PD
Transmit serial data output for port 2.
76
78
RXD1
I
Receiver serial data input for port 1.
77
79
TXD1
O12
Transmit serial data output for port 1.
79,89
81,91
nRTS1
nRTS2
(SYSOPT)
O6
Active low Request to Send outputs for the Serial
Port. Handshake output signal notifies modem that
the UART is ready to transmit data. This signal can
be programmed by writing to bit 1 of the Modem
Control Register (MCR). The hardware reset will
reset the nRTS signal to inactive mode (high). nRTS
is forced inactive during loop mode operation.
At the trailing edge of hardware reset the nRTS2
inputs is latched to determine the configuration base
address: 0 = INDEX Base I/O Address 3F0 Hex; 1 =
INDEX Base I/O Address 370 Hex.
Active low Data Terminal Ready outputs for the serial
port. Handshake output signal notifies modem that
the UART is ready to establish data communication
link. This signal can be programmed by writing to bit 0
of Modem Control Register (MCR). The hardware
reset will reset the nDTR signal to inactive mode
(high). nDTR is forced inactive during loop mode
operation.
Active low Clear to Send inputs for the serial port.
Handshake signal which notifies the UART that the
modem is ready to receive data. The CPU can
monitor the status of nCTS signal by reading bit 4 of
Modem Status Register (MSR). A nCTS signal state
change from low to high after the last MSR read will
set MSR bit 0 to a 1. If bit 3 of the Interrupt Enable
Register is set, the interrupt is generated when nCTS
changes state. The nCTS signal has no effect on the
transmitter. Note: Bit 4 of MSR is the complement of
nCTS.
Active low Data Set Ready inputs for the serial port.
Handshake signal which notifies the UART that the
modem is ready to establish the communication link.
The CPU can monitor the status of nDSR signal by
reading bit 5 of Modem Status Register (MSR). A
nDSR signal state change from low to high after the
last MSR read will set MSR bit 1 to a 1. If bit 3 of
Interrupt Enable Register is set, the interrupt is
generated when nDSR changes state. Note: Bit 5 of
MSR is the complement of nDSR.
Active low Data Carrier Detect inputs for the serial
port. Handshake signal which notifies the UART that
carrier signal is detected by the modem. The CPU
can monitor the status of nDCD signal by reading bit 7
of Modem Status Register (MSR). A nDCD signal
state change from low to high after the last MSR read
will set MSR bit 3 to a 1. If bit 3 of Interrupt Enable
Register is set, the interrupt is generated when nDCD
changes state. Note: Bit 7 of MSR is the
complement of nDCD.
81,91
83,93
nData
Terminal
Ready
nDTR1
nDTR2
O6
80,90
82,92
nClear to
Send
nCTS1
nCTS2
I
78,88
80,90
nData Set
Ready
nDSR1
nDSR2
I
83,85
85,87
nData Carrier
Detect
nDCD1
nDCD2
I
相關(guān)PDF資料
PDF描述
SP37E760-MC 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS
SP8720 ECL two-modulus divider, with ECL10K compatible outputs
SP8720ADG ECL two-modulus divider, with ECL10K compatible outputs
SP8720BDG ECL two-modulus divider, with ECL10K compatible outputs
SPF5001 Surface-mount 4-circuit Low-side Switch Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SP37E760-MC 制造商:SMSC 制造商全稱:SMSC 功能描述:3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS
SP37E760-MD 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
SP37E760-MT 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
SP37R0FL 制造商:TE Connectivity 功能描述:SP3 7R0 1% LOOSEFixed Resistor
SP38 制造商:BES 功能描述:3/8" x 6" Spade Bit 制造商:BES MANUFACTURING 功能描述:SPADE BIT 3/8 X 6 INCH