參數(shù)資料
型號(hào): SP37E760
廠商: SMSC Corporation
英文描述: 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS
中文描述: 3.3第VI / O控制器為嵌入式應(yīng)用
文件頁(yè)數(shù): 72/78頁(yè)
文件大?。?/td> 510K
代理商: SP37E760
9.3.2.4
The interface transfers data and commands from the host to the peripheral using an interlocked PeriphAck and
HostClk. The peripheral may indicate its desire to send data to the host by asserting nPeriph Request.
The Forward Data Transfer Phase may be entered from the Forward-Idle Phase. While in the Forward Phase the
peripheral may asynchronously assert the nPeriph Request (nFault) to request that the channel be reversed. When
the peripheral is not busy it sets PeriphAck (Busy) low. The host then sets HostClk (nStrobe) low when it is prepared
to send data. The data must be stable for the specified setup time prior to the falling edge of HostClk. The
peripheral then sets PeriphAck (Busy) high to acknowledge the handshake. The host then sets HostClk (nStrobe)
high. The peripheral then accepts the data and sets PeriphAck (Busy) low, completing the transfer. This sequence
is shown in FIGURE 15.
The timing is designed to provide 3 cable round-trip times for data setup if Data is driven simultaneously with HostClk
(nStrobe).
9.3.2.5
Reverse-Idle Phase
The peripheral has no data to send and keeps PeriphClk high. The host is idle and keeps HostAck low.
9.3.2.6
Reverse Data Transfer Phase
The interface transfers data and commands from the peripheral to the host using an interlocked HostAck and
PeriphClk.
The Reverse Data Transfer Phase may be entered from the Reverse-Idle Phase. After the previous byte has beed
accepted the host sets HostAck (nAutoFd) low. The peripheral then sets PeriphClk (nAck) low when it has data to
send. The data must be stable for the specified setup time prior to the falling edge of PeriphClk. When the host is
ready it to accept a byte it sets. HostAck (nAutoFd) high to acknowledge the handshake. The peripheral then sets
PeriphClk (nAck) high. After the host has accepted the data it sets HostAck (nAutoFd) low, completing the transfer.
This sequence is shown in FIGURE 16.
9.3.2.7
Output Drivers
To facilitate higher performance data transfer, the use of balanced CMOS active drivers for critical signals (Data,
HostAck, HostClk, PeriphAck, PeriphClk) are used ECP Mode. Because the use of active drivers can present
compatibility problems in Compatible Mode (the control signals, by tradition, are specified as open-collector), the
drivers are dynamically changed from open-collector to totem-pole. The timing for the dynamic driverchange is
specified in the IEEE 1284 Extended Capabilities Port Protocol and ISA Interface Standard, Rev. 1.14, July. 14, 1993,
available from Microsoft. The dynamic driver change must be implemented properly to prevent glitching the outputs.
SMSC DS – SP37E760
Page 72
Rev. 04/13/2001
Forward Data Transfer Phase
相關(guān)PDF資料
PDF描述
SP37E760-MC 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS
SP8720 ECL two-modulus divider, with ECL10K compatible outputs
SP8720ADG ECL two-modulus divider, with ECL10K compatible outputs
SP8720BDG ECL two-modulus divider, with ECL10K compatible outputs
SPF5001 Surface-mount 4-circuit Low-side Switch Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SP37E760-MC 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS
SP37E760-MD 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
SP37E760-MT 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
SP37R0FL 制造商:TE Connectivity 功能描述:SP3 7R0 1% LOOSEFixed Resistor
SP38 制造商:BES 功能描述:3/8" x 6" Spade Bit 制造商:BES MANUFACTURING 功能描述:SPADE BIT 3/8 X 6 INCH