- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365670 > SP37E760 (SMSC Corporation) 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS PDF資料下載
參數(shù)資料
| 型號(hào)： | SP37E760 |
| 廠商： | SMSC Corporation |
| 英文描述： | 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS |
| 中文描述： | 3.3第VI / O控制器為嵌入式應(yīng)用 |
| 文件頁(yè)數(shù)： | 32/78頁(yè) |
| 文件大小： | 510K |
| 代理商： | SP37E760 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
7. Chip may modify nWRITE, PDIR and nPDATA in preparation of the next cycle.
SMSC DS – SP37E760
Page 32
Rev. 04/13/2001
5.3.3
The timing for a read operation (data) is shown in timing diagram EPP 1.7 Read Data cycle. IOCHRDY is driven
active low when nWAIT is active low during the EPP cycle. This can be used to extend the cycle time. The read
cycle can complete when nWAIT is inactive high.
Read Sequence of Operation
1. The host sets PDIR bit in the control register to a logic “1”. This deasserts nWRITE and tri-states the PData bus.
2. The host selects an EPP register and drives nIOR active.
3. Chip asserts nDATASTB or nADDRSTRB indicating that PData bus is tri-stated, PDIR is set and the nWRITE
signal is valid.
4. If nWAIT is asserted, IOCHRDY is deasserted until the peripheral deasserts nWAIT or a time-out occurs.
5. The Peripheral drives PData bus valid.
6. The Peripheral deasserts nWAIT, indicating that PData is valid and the chip may begin the termination phase of
the cycle.
7. When the host deasserts nI0R the chip deasserts nDATASTB or nADDRSTRB.
8. Peripheral tri-states the PData bus.
9.
Chip may modify nWRITE, PDIR and nPDATA in preparation of the next cycle.
Table 15 - EPP Pin Descriptions
EPP
SIGNAL
EPP NAME
TYPE
nWRITE
nWrite
O
This signal is active low. It denotes a write operation.
PD<0:7>
Address/Data
I/O
Bi-directional EPP byte wide address and data bus.
INTR
Interrupt
I
This signal is active high and positive edge triggered. (Pass
through with no inversion, Same as SPP).
WAIT
nWait
I
This signal is active low. It is driven inactive as a positive
acknowledgment from the device that the transfer of data is
completed. It is driven active as an indication that the device is
ready for the next transfer.
DATASTB nData Strobe
O
This signal is active low. It is used to denote data read or write
operation.
RESET
nReset
O
This signal is active low. When driven active, the EPP device is
reset to its initial operational mode.
ADDRSTB nAddress
Strobe
write operation.
PE
Paper End
I
Same as SPP mode.
SLCT
Printer
Selected
Status
NERR
Error
I
Same as SPP mode.
PDIR
Parallel Port
Direction
parallel port bus. A low means an output/write condition and a
high means an input/read condition. This signal is normally a low
(output/write) unless PCD of the control register is set or if an
EPP read cycle is in progress.
Note 1:
SPP and EPP can use 1 common register.
Note 2:
nWrite is the only EPP output that can be over-ridden by SPP control port during an EPP cycle. For correct
EPP read cycles, PCD is required to be a low.
EPP 1.7 READ
DESCRIPTION
O
This signal is active low. It is used to denote address read or
I
Same as SPP mode.
O
This output shows the direction of the data transfer on the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SP37E760-MC | 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS |
| SP8720 | ECL two-modulus divider, with ECL10K compatible outputs |
| SP8720ADG | ECL two-modulus divider, with ECL10K compatible outputs |
| SP8720BDG | ECL two-modulus divider, with ECL10K compatible outputs |
| SPF5001 | Surface-mount 4-circuit Low-side Switch Array |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SP37E760-MC | 制造商:SMSC 制造商全稱:SMSC 功能描述:3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS |
| SP37E760-MD | 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| SP37E760-MT | 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| SP37R0FL | 制造商:TE Connectivity 功能描述:SP3 7R0 1% LOOSEFixed Resistor |
| SP38 | 制造商:BES 功能描述:3/8" x 6" Spade Bit 制造商:BES MANUFACTURING 功能描述:SPADE BIT 3/8 X 6 INCH |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。