參數(shù)資料
型號(hào): SP37E760
廠商: SMSC Corporation
英文描述: 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS
中文描述: 3.3第VI / O控制器為嵌入式應(yīng)用
文件頁(yè)數(shù): 8/78頁(yè)
文件大?。?/td> 510K
代理商: SP37E760
2
SMSC DS – SP37E760
Page 8
Rev. 04/13/2001
PIN DESCRIPTION
2.1 Buffer Type Per Pin
Table 1 - DESCRIPTION OF PIN FUNCTIONS
BUFFER
TYPE
PIN #
TQFP
QFP
NAME
SYMBOL
DESCRIPTION
HOST PROCESSOR INTERFACE
D0-D7
IO12
46-49
51-54
48-51
53-56
Data Bus 0-7
The data bus connection used by the host
microprocessor to transmit data to and from the chip.
These pins are in a high-impedance state when not in
the output mode.
This active low signal is issued by the host micropro-
cessor to indicate an I/O read operation.
This active low signal is issued by the host micropro-
cessor to indicate an I/O write operation.
Active high Address Enable indicates DMA operations
on the host data bus. Used internally to qualify
appropriate address decodes.
These host address bits determine the I/O address to
be accessed during nIOR and nIOW cycles. These
bits are latched internally by the leading edge of nIOR
and nIOW. All internal address decodes use the full
A0 to A10 address bits.
These active high outputs are the DMA request for
byte transfers of data between the host and the chip.
These signals are cleared on the last byte of the data
transfer by the nDACK signal going low (or by nIOR
going low if nDACK was already low as in demand
mode).
These are active low inputs acknowledging the
request for a DMA transfer of data between the host
and the chip. These inputs enable the DMA read or
write internally.
This signal indicates that DMA data transfer is
complete. TC is only accepted when nDACK_x is
low. In AT and PS/2 model 30 modes, TC is active
high and in PS/2 mode, TC is active low.
Interrupt requests from a logical device or IRQIN are
output on one of the IRQA-H signals. Refer to the
configuration
registers
information.
If EPP or ECP Mode is enabled this output is pulsed
low and released to allow sharing of interrupts.
42
44
nI/O Read
nIOR
IS
43
45
nI/O Write
nIOW
IS
44
46
Address
Enable
AEN
IS
26-32
39-41,
95
28-34
41-43,
97
Address Bus
A0-A10
I
19,50,
97
21,52,
99
DMA Request
A, B, C
DRQ_A
DRQ_B
DRQ_C
O12
20,34,
94
22,36,
96
nDMA
Acknowl-edge
A, B, C
nDACK_A
nDACK_B
nDACK_C
IS
33
35
Terminal
Count
TC
IS
17,
35-38, 22
19,
37-40, 24
Interrupt
Request
A, C, D,
E, F, and H
IRQ_A
IRQ_C
IRQ_D
IRQ_E
IRQ_F
IRQ_H
nCS
O12/OD12
section
for
additional
25
27
Chip Select
Input
I
This active low input serves as an external decoder
for address lines above A10.
55
57
Reset
RESET
IS
This active high signal resets the chip and must be
valid for 500ns minimum. The effect on the internal
registers is described in the appropriate section. The
configuration registers are not affected by this reset.
This pin is pulled low to extend the read/write
command. IOCHRDY can be used by the Parallel
Port in EPP mode.
SERIAL PORTS INTERFACE
RXD2
IS
Receiver serial data input for port 2.
98
100
I/O Channel
Ready (Note
3
)
IOCHRDY
OD12
86
88
Receive Data
2
相關(guān)PDF資料
PDF描述
SP37E760-MC 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS
SP8720 ECL two-modulus divider, with ECL10K compatible outputs
SP8720ADG ECL two-modulus divider, with ECL10K compatible outputs
SP8720BDG ECL two-modulus divider, with ECL10K compatible outputs
SPF5001 Surface-mount 4-circuit Low-side Switch Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SP37E760-MC 制造商:SMSC 制造商全稱:SMSC 功能描述:3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS
SP37E760-MD 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
SP37E760-MT 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
SP37R0FL 制造商:TE Connectivity 功能描述:SP3 7R0 1% LOOSEFixed Resistor
SP38 制造商:BES 功能描述:3/8" x 6" Spade Bit 制造商:BES MANUFACTURING 功能描述:SPADE BIT 3/8 X 6 INCH