- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373427 > SMJ44C251B (Texas Instruments, Inc.) 262144 BY 4-BIT MULTIPORT VIDEO RAM PDF資料下載
參數(shù)資料
| 型號： | SMJ44C251B |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 262144 BY 4-BIT MULTIPORT VIDEO RAM |
| 中文描述： | 262144 4位多端口視頻內(nèi)存 |
| 文件頁數(shù)： | 45/53頁 |
| 文件大?。?/td> | 913K |
| 代理商： | SMJ44C251B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
SMJ44C251B
262144 BY 4-BIT
MULTIPORT VIDEO RAM
SGMS058A – MARCH 1995 – REVISED JUNE 1995
45
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
PARAMETER MEASUREMENT INFORMATION
Tap Point
A0–A8
RAS
CAS
DSF
TRG
W
SC
A0–A8
SE
Row
Don’t Care
SDQ0–SDQ3
H
L
Don’t Care
Valid In
Invalid Out
Valid Out
tc(TRD)
td(RLCL)
tw(RL)
td(RLCH)
tw(CL)
th(RLCA)
tsu(RA)
th(RA)
tsu(CA)
th(CLCA)
tsu(SFR)
tsu(TRG)
tsu(WMR)
th(RWM)
td(CLSH)
td(RLSH)
td(SCRL)
tsu(SDS)
tc(SC)
ta(SQ)
tw(RH)
th(TRG)
DQ0–DQ3
Hi-Z
QSF
Tap Point bit A7
td(CHRL)
td(RLCA)
td(CARH)
tw(GH)
td(THSC)
td(GHQSF)
td(RLQSF)
td(CLQSF)
th(SFR)
td(CLGH)
td(THRL)
td(THRH)
td(RLTH)
th(SDS)
td(SDRL)
td(CAGH)
Don’t Care
Don’t Care
NOTES: A. Late-load operation is defined as td(THRH) < 0 ns
.
B. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register
transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written
from the 512 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted
out or transferred back into another row.
C. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., SQ is enabled), allowing data to be shifted
out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive
transition of SC.
Figure 33. Memory-to-Data-Register Transfer-Cycle Timing, SDQ Ports Previously in Serial-Input Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SMJ4C1024-10HJ | 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY |
| SMJ4C1024-10HK | 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY |
| SMJ4C1024-10HL | 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY |
| SMJ4C1024-10JD | 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY |
| SMJ4C1024-10SV | 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SMJ44C251B10HJM | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:256K X 4 VRAM 256K x 4 DRAM with 512K x 4 SAM |
| SMJ44C251B-10HJM | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:256K X 4 VRAM 256K x 4 DRAM with 512K x 4 SAM |
| SMJ44C251B10HMM | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:256K X 4 VRAM 256K x 4 DRAM with 512K x 4 SAM |
| SMJ44C251B-10HMM | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:256K X 4 VRAM 256K x 4 DRAM with 512K x 4 SAM |
| SMJ44C251B10JDM | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:256K X 4 VRAM 256K x 4 DRAM with 512K x 4 SAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。