- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365566 > SII3124A (Silicon Image, Inc.) PCI-X to Serial ATA Controller PDF資料下載
參數(shù)資料
| 型號： | SII3124A |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI-X to Serial ATA Controller |
| 中文描述： | PCI - X到串行ATA控制器 |
| 文件頁數(shù)： | 71/88頁 |
| 文件大?。?/td> | 621K |
| 代理商： | SII3124A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當(dāng)前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
PCI-X to Serial ATA Controller
Silicon Image, Inc.
Data Sheet
2006 Silicon Image, Inc.
SiI-DS-0160-C
71
Reserved
S
H
C
8
D
U
C
P
P
P
C
C
Reserved
S
H
C
8
D
U
C
P
P
P
C
C
This register is used to report the interrupt status. The status bits in the upper half of the register report the described
condition. The status bits in the lower half of the register are masked by the corresponding interrupt enable bits or by the
setting in the corresponding threshold registers. Writing a 1 to either interrupt status bit clears it.
Bit [31:28,15:12]
: Reserved (R). These bits are reserved.
Bit [27/11]
: SDB Notify (W1C). This bit indicates that a Set Device Bits FIS was received with the N-bit (bit 15
of first dword) set to one.
Bit [26/10]
: Handshake Error Threshold (W1C). This bit indicates that the Handshake error count is equal to or
greater than the Handshake error threshold. Bit 10 is masked if the Handshake Error Threshold register contains
a zero threshold setting. When a 1 is written to this bit, both the status bit and the Handshake Error Counter are
cleared.
Bit [25/9]
: CRC Error Threshold (W1C). This bit indicates that the CRC error count is equal to or greater than
the CRC error threshold. Bit 9 is masked if the CRC Error Threshold register contains a zero threshold setting.
When a 1 is written to this bit, both the status bit and the CRC Error Counter are cleared.
Bit [24/8]
: 8b/10b Decode Error Threshold (W1C). This bit indicates that the 8b/10b Decode error count is
equal to or greater than the 8b/10b Decode error threshold. Bit 8 is masked if the 8b/10b Decode Error
Threshold register contains a zero threshold setting. When a 1 is written to this bit, both the status bit and the
8b/10b Decode Error Counter are cleared.
Bit [23/7]
: DevExchg (Device Exchanged) (W1C) – This bit is the X bit in the DIAG field of the SError register. It
may be cleared by writing a corresponding one bit to either register.
Bit [22/6]
: UnrecFIS (Unrecognized FIS Type) (W1C) – This bit is the F bit in the DIAG field of the SError
register. It may be cleared by writing a corresponding one bit to either register.
Bit [21/5]
: ComWake (W1C) – This bit is the W bit in the DIAG field of the SError register. It may be cleared by
writing a corresponding one bit to either register.
Bit [20/4]
: PhyRdyChg (W1C) – This bit is the N bit in the DIAG field of the SError register. It may be cleared by
writing a corresponding one bit to either register.
Bit [19/3]
: PM Change (W1C). This bit indicates that a change has occurred in the power management state.
Bit [18/2]
: Port Ready (W1C). This bit indicates that the port has become ready to accept and execute
commands. This status indicates that Port Ready (bit 31 in the Port Status register) has made a 0 to 1 transition.
Clearing this status does not change the Port Ready bit in the Port Status register and this status is not set
subsequently until the Port Ready bit changes state.
Bit [17/1]
: Command Error (W1C). This bit indicates that an error occurred during command execution. The
error type can be determined via the port error register.
Bit [16/0]
: Command Completion (W1C). This bit indicates that one or more commands have completed
execution.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SiI3124ACBHU | PCI-X to Serial ATA Controller |
| SII3132 | PCI Express to 2-Port Serial ATA II Host Controller |
| SII3512 | PCI to Serial ATA Controller |
| SiI3512ECTU128 | PCI to Serial ATA Controller |
| SII3531A | PCI Express to Serial ATA Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3124ACBHU | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3132 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
| SII3512 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3512ECTU128 | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。