參數(shù)資料
型號： SII3124A
廠商： Silicon Image, Inc.
英文描述： PCI-X to Serial ATA Controller
中文描述： PCI - X到串行ATA控制器
文件頁數(shù)： 53/88頁
文件大?。?/td> 621K
代理商： SII3124A
PCI-X to Serial ATA Controller
Silicon Image, Inc.
7.1.4 BIST – Header Type – Latency Timer – Cache Line Size
Address Offset: 0C
H
Access Type: Read/Write
Reset Value: 0x0000_0000 (PCI) / 0x0000_4000 (PCI-X)
Data Sheet
2006 Silicon Image, Inc.
SiI-DS-0160-C
53
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
BIST
Header Type
Latency Timer
Cache Line Size
This register defines the various control functions associated with the PCI bus. The register bits are defined below.
Bit [31:24]
: BIST (R). This bit field is hardwired to 00
H
.
Bit [23:16]
: Header Type (R). This bit field is hardwired to 00
H
.
Bit [15:08]
: Latency Timer (R/W). This bit field is used to specify the time in number of PCI clocks, the SiI3124
as a master is still allowed to control the PCI bus after its GRANT_L is deasserted. The lower four bits [0B:08]
are hardwired to 0
H
, resulting in a time granularity of 16 clocks. The reset value is 00
H
for PCI; 40
H
for PCI-X.
Bit [07:00]
: Cache Line Size (R/W). This bit field is
used to specify the system cacheline size in terms of 32-bit
words. The SiI3124, when initiating a read transaction, will issue the Read Multiple PCI command if empty
space in its FIFO is greater than the value programmed in this register.
7.1.5 Base Address Register 0
Address Offset: 10
H
Access Type: Read/Write
Reset Value: 0x0000_0000_0000_0004
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
Base Address Register 0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Base Address Register 0
0000100
This register defines the addressing of the Global Registers within the SiI3124. The register bits are defined below.
Bit [63:07]
: Base Address Register 0 (R/W). This register defines the base address for the 128-byte Memory
Space containing the Global Registers.
Bit [06:00]
: (R). This bit field is hardwired to 0000100
B
to indicate a 64-bit base address.
相關(guān)PDF資料
PDF描述
SiI3124ACBHU PCI-X to Serial ATA Controller
SII3132 PCI Express to 2-Port Serial ATA II Host Controller
SII3512 PCI to Serial ATA Controller
SiI3512ECTU128 PCI to Serial ATA Controller
SII3531A PCI Express to Serial ATA Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3124ACBHU 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller
SII3132 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller
SII3132CNU 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN
SII3512 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller
SII3512ECTU128 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*