- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365566 > SiI3114 (Silicon Image, Inc.) PCI to Serial ATA Controller PDF資料下載
參數(shù)資料
| 型號： | SiI3114 |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI to Serial ATA Controller |
| 中文描述： | PCI到Serial ATA控制器 |
| 文件頁數(shù)： | 96/127頁 |
| 文件大小： | 598K |
| 代理商： | SII3114 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁當(dāng)前第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁
SiI
3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
SiI
-DS-0103-D
88
2007 Silicon Image, Inc.
Upon reception of an interlocked FIS (FISxxcfg[1:0] = '10'), the Link/Transport Logic sets the
IntrlckFIS bit in the Smisc register. The following describes the possible sequence of events:
Sequence 1:
The Link Logic will continue to receive data while its buffer is being filled up.
IntrlckFIS will cause an interrupt to the host.
The first 7 Dwords of the FIS are available to the host in the RxFIS0 to RxFIS6
registers.The driver will check the FIS type, clean up the PCI section, arm the
DMA controller, and then assert the Rx_IFIS bit in the Smisc register.
The Link/Transport Logic transfers the received FIS, including the header, through
the PCI interface to the host.
When all the data is received with no errors, the Link/Transport Logic will assert the
IFIS_OK bit in the Smisc register. Otherwise one of the error bits will be set in
the Serror register.
The host will set the Accept_IFIS bit to accept or Reject_IFIS to reject the FIS.
If no error is detected inside the frame and the Accept_IFIS bit is asserted, the
Link/Transport Logic will send R_OK to the downstream device. If Reject_IFIS
is asserted or any error is detected, the Link/Transport Logic will respond with
R_ERR. Note that there is an interlock - if the frame is good, it will always wait
for the Accept_IFIS or Reject_IFIS (if not asserted already) before responding.
Sequence 2:
Link/Transport Logic will continue to receive data while its buffer is being filled up.
IntrlckFIS will cause an interrupt to the host.
Host reads the header; the driver will check the FIS type in RxFIS register and
knows that the entire FIS is not larger than the size of RxFIS0 to 6 register.
Host waits for IFIS_OK (if any error detected – the error signals).
If IFIS_OK is received, host reads all data directly via PCI registers and then issues
an Accept_IFIS (Link/Transport Logic to send R_OK) or a Reject_IFIS
(Link/Transport Logic to send R_ERR).
If any error is detected, host can ignore, the Link will respond with R_ERR anyway.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SII3114_07 | PCI to Serial ATA Controller |
| SiI3114CT176 | PCI to Serial ATA Controller |
| SiI3114CTU | PCI to Serial ATA Controller |
| SII3124A | PCI-X to Serial ATA Controller |
| SiI3124ACBHU | PCI-X to Serial ATA Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3114_07 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3114CT176 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3114CTU | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 176-Pin TQFP 制造商:SILICON 功能描述: |
| SII3124A | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3124ACBHU | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。