- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365566 > SiI3114 (Silicon Image, Inc.) PCI to Serial ATA Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | SiI3114 |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI to Serial ATA Controller |
| 中文描述： | PCI到Serial ATA控制器 |
| 文件頁(yè)數(shù)： | 91/127頁(yè) |
| 文件大?。?/td> | 598K |
| 代理商： | SII3114 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)當(dāng)前第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
SiI
3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2007 Silicon Image, Inc.
83
SiI
-DS-0103-D
Power Management
Power Management in the
SiI
3114 is controlled by the register bits described in Table 28.
Table 28. Power Management Register Bits
Register
SMisc
Bits
PMCHG
Bit 6
PMMODE
Bits 5,4
Description
This bit reports a change in the Power Management mode. It corresponds to the interrupt
enabled by bit 26 of SIEN.
These bits report the power management mode status: bit 5 corresponds to Slumber mode;
bit 4 to Partial mode.
A transition on either of these bits causes a Power Management mode
change interrupt.
ComWake received from the Serial ATA bus
SMisc
SError
W
Bit 18
ComWake
Bit 11
PMREQ
Bits 1,0
SMisc
Generates a ComWake condition on the Serial ATA bus
SMisc
Generates a request from the Host for the Device to go to a Power Management state; bit 1
corresponds to Slumber mode; bit 0 corresponds to Partial mode. These bits are effective
regardless of the state of the HPMDS bit.
This bit field disables transitions to Partial or Slumber power management states; bit 9
corresponds to Slumber mode; bit 8 corresponds to Partial mode.
This bit field reports the power management state; ‘0110’ corresponds to Slumber mode;
‘0010’ corresponds to Partial mode.
SControl
IPM
Bits 11-8
IPM
Bits 11-8
SStatus
Power Management Summary
There are two power management modes: Partial and Slumber. These power management modes may be
software initiated through the SMisc register or device initiated from the Serial ATA device.
Transitions to and from either power management mode generate an interrupt, the Power Management Mode
Change Interrupt, which may be masked in the SMisc register (bit 26).
Partial Power Management Mode
Partial mode may be initiated by software through the SMisc register (bit 0). By setting the bit, the software
causes PMREQ_P primitives (Power Management REQuest – Partial) to be sent to the Serial ATA device, which
will respond with either a PMACK or PMNAK. If a PMACK is received the Partial mode is entered; A PMNAK is
ignored; the request remains asserted.
The Serial ATA device may initiate partial mode. This is indicated by the reception of PMREQ_P primitives from
the device. Software enables the acknowledgement of this request by setting the IPM value in the SControl
register to ‘00x1’ If enabled, a PMACK will be sent to the device; if not enabled, a PMNAK will be sent. When the
request is received and its acknowledgement is enabled, Partial mode is entered.
Partial mode status is reported in both the SStatus register (‘0010’ in the IPM field) and the SMisc register (bit 4).
Partial mode is cleared by setting the ComWake bit in the Smisc register. This will send a COMWAKE signal to
the device through the Serial ATA link to initiate a Partial to On sequence. Partial mode can also be cleared
through receipt of OOB signals from the device.
Slumber Power Management Mode
Slumber mode may be initiated by software through the SMisc register (bit 1). By setting the bit, software causes
PMREQ_S primitives to be sent to the Serial ATA device, which will respond with either a PMACK or PMNAK. If a
PMACK is received the Slumber mode is entered. A PMNAK is ignored; the request remains asserted.
The Serial ATA device may initiate slumber mode. This is indicated by the reception of PMREQ_S primitives.
Software enables the acknowledgement of this request by setting the IPM value in the SControl register to ‘001x’.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SII3114_07 | PCI to Serial ATA Controller |
| SiI3114CT176 | PCI to Serial ATA Controller |
| SiI3114CTU | PCI to Serial ATA Controller |
| SII3124A | PCI-X to Serial ATA Controller |
| SiI3124ACBHU | PCI-X to Serial ATA Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3114_07 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3114CT176 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3114CTU | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 176-Pin TQFP 制造商:SILICON 功能描述: |
| SII3124A | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3124ACBHU | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。