參數(shù)資料
型號： SiI3114
廠商： Silicon Image, Inc.
英文描述： PCI to Serial ATA Controller
中文描述： PCI到Serial ATA控制器
文件頁數(shù)： 73/127頁
文件大?。?/td> 598K
代理商： SII3114
SiI
3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2007 Silicon Image, Inc.
65
SiI
-DS-0103-D
Channel
X
Extended Task File Register – Command Buffering
Address Offset: 98
H
/ D8
H
/ 298
H
/ 2D8
H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Cylinder High Ext
Cylinder Low Ext
Start Sector Ext
Sector Count Ext
This register defines one of the IDE Channel X Task File registers used for Command Buffered accesses in the
SiI
3114. The register bits are defined below. If this register is written, the IDE Channel X Task File Device+Head
byte of the IDE Channel X Task File Register 1 – Command Buffering register must not be written.
Bit [31:24]
: Task File Cylinder High Ext(R/W). This write-only bit field defines the Channel
X
Task File
Extended Cylinder High register.
Bit [23:16]
: Task File Cylinder Low Ext (R/W). This bit field defines the Channel
X
Task File Extended
Cylinder Low register.
Bit [15:08]
: Task File Start Sector Ext (R/W). This bit field defines the Channel
X
Task File Extended Start
Sector register.
Bit [07:00]
: Task File Sector Count Ext (R/W). This bit field defines the Channel
X
Task File Extended
Sector Count register.
Channel
X
Virtual DMA/PIO Read Ahead Byte Count
Address Offset: 9C
H
/ DC
H
/ 29C
H
/ 2DC
H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Virtual DMA/PIO Read Ahead Byte Count
N
This register defines the read ahead byte count register for Virtual DMA and PIO Read Ahead transfers on
Channel
X
in the
SiI
3114. In Virtual DMA mode (PCI bus master DMA with PIO transfers), all 32 bits are used as
the word-aligned byte count. In PIO Read Ahead mode, only the lower 16 bits are used as the word-aligned byte
count.
Channel
X
Task File Configuration + Status
Address Offset: A0
H
/ E0
H
/ 2A0
H
/ 2E0
H
Access Type: Read/Write
Reset Value: 0x6515_0101
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
R
W
W
W
I
V
Reserved
C
B
R
This register defines the task file configuration and status register for Channel
X
in the
SiI
3114. The register bits
are defined below.
Bit [31:16]
: Reserved (R). This bit field is reserved and defaults to 0x6515.
相關(guān)PDF資料
PDF描述
SII3114_07 PCI to Serial ATA Controller
SiI3114CT176 PCI to Serial ATA Controller
SiI3114CTU PCI to Serial ATA Controller
SII3124A PCI-X to Serial ATA Controller
SiI3124ACBHU PCI-X to Serial ATA Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3114_07 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller
SII3114CT176 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller
SII3114CTU 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 176-Pin TQFP 制造商:SILICON 功能描述:
SII3124A 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller
SII3124ACBHU 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*