- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935QF (APPLIEDMICRO INC) PCI 5V Bus Master/Target Device 32-bit PDF資料下載
參數(shù)資料
| 型號： | S5935QF |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI 5V Bus Master/Target Device 32-bit |
| 中文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數(shù)： | 13/190頁 |
| 文件大小： | 748K |
| 代理商： | S5935QF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
1-5
ARCHITECTURAL OVERVIEW
S5935
P
S5935
Add-On Pass-Thru Read Data
Add-On Pass-Thru Write Data
A
Address Latch
Add-On Pass-
Thru Address
Register
Pass-Thru Operation
Pass-Thru operation executes PCI bus cycles in real
time with the Add-On bus. This allows the PCI bus to
directly read or write to Add-On resources. The S5935
allows the designer to declare up to four individual
Pass-Thru Regions. Each region may be defined as 8,
16-, or 32-bits wide, mapped into host memory or I/O
space and may be up to 512MB bytes in size. Figure 4
right shows a block diagram of the S5935 Pass-Thru
architecture.
Pass-Thru operations are performed in PCI target only
mode, making this data channel useful for converting
existing ISA or EISA designs over to the fast PCI
architecture. The Pass-Thru data channel utilizes sepa-
rate Add-On bus signal pins to reflect a PCI bus read or
write request. Add-On logic decodes these signals to
determine if it must read or write data to the S5935 to
satisfy the request. Information decoded includes PCI
request occurring, the byte lanes involved, the specific
Pass-Thru region accessed and if the request is a burst
or single-cycle access. All requested Pass-Thru ad-
dress and data information is passed via Add-On Op-
eration Registers.
Pass-Thru operation supports single PCI data cycles
and PCI data bursts. During PCI burst operations, the
S5935 is capable of transferring data at the full PCI
bandwidth. Should slower Add-On logic be implemented,
the S5935 automatically issues PCI bus waits or a Host
retry indication until the requested transfer is satisfied.
FIFO PCI Bus Mastering Operation
FIFO PCI Bus Master data transfers are processed by
one of two 8-DWORD FIFOs. The FIFO block diagram
is shown in Figure 5. The particular FIFO selected for a
data transfer is dependent only on the direction of data
flow and is completely transparent to the user. Internal
S5935 decode logic selects the FIFO that is dedicated
to transferring data to the other bus.
The way data is transferred by a FIFO, is determined by
Operation and Configuration Registers contained within
the S5935. A FIFO may be configured for either PCI or
Add-On initiated Bus Mastering with programmable
byte advance conditions, read vs. write priorities and
Add-On bus widths. Advance conditions allow the FIFO
to implement 8-, 16- or 32-bit bus widths. Configuring
the S5935 for Bus Master operation enables separate
address and data count registers, which are loaded with
the PCI memory address location and number of bytes
to be read or written. This is accomplished by either the
Host CPU or Add-On logic. Data can be transferred
between the two buses transparent to the PCI Host
processor, however, the Add-On logic is required to
service the S5935 Add-On Local bus. An indication of
transfer completion can be seen by polling a status
register done bit or S5935 signal pin or enabling a
‘transfer count = 0’ interrupt to either bus.
Further FIFO configuration bits select 16, 32, or 64 bit
Endian conversion options for incoming and outgoing
data. Endian conversion allows an Add-On processor
and the host to transfer data in their native Endian
format. Other configuration bits determine if the Add-On
Local bus width is 8, 16 or 32 bits. 16-bit bus configura-
tions internally steer FIFO data from the upper 16 bits of
the DWORD and then to the lower 16-bits on alternate
accesses. FIFO pointers are then updated when appro-
priate bytes are accessed. Other methods are available
for 8-bit or 16-bit Add-Ons.
Efficient FIFO management configuration schemes
unique to the AMCC S5935 specify how full or empty a
FIFO must be before it requests the PCI Local bus.
These criteria include bus requests when any of the 8
DWORDs are empty, or when four or more DWORDs
are empty. This allows the designer to control how often
the S5935 requests the bus. The S5935 always at-
tempts to perform burst operations to empty or fill the
FIFOs. Further FIFO capabilities over the standard
register access methods allow for direct hardware FIFO
access. This is provided through separate access pins
on the S5935. Other status output pins allow for easily
cascading external FIFOs to the Add-On design.
Figure 4.
相關PDF資料 |
PDF描述 |
|---|---|
| S5990-01 | POSITION SENSITIVE DETECTOR |
| S5629-01 | POSITION SENSITIVE DETECTOR |
| S5629-02 | POSITION SENSITIVE DETECTOR |
| S5991-01 | POSITION SENSITIVE DETECTOR |
| S5629 | POSITION SENSITIVE DETECTOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
| S5935TF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI 5V Bus Master/Target Device 32-bit |
| S5935TFC | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S593T | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
| S593T_08 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
發(fā)布緊急采購，3分鐘左右您將得到回復。