- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935QF (APPLIEDMICRO INC) PCI 5V Bus Master/Target Device 32-bit PDF資料下載
參數(shù)資料
| 型號： | S5935QF |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI 5V Bus Master/Target Device 32-bit |
| 中文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數(shù)： | 112/190頁 |
| 文件大小： | 748K |
| 代理商： | S5935QF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁當(dāng)前第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
8-104
ADD-ON BUS INTERFACE
S5935
Pass-Thru Status Indicators
The Pass-Thru status indicators indicate that a Pass-
Thru access is in process and what action is required
by the Add-On logic to complete the access. All Pass-
Thru status indicators are synchronous with the PCI
clock.
Pass-Thru Control Inputs
Some Pass-Thru implementations may require an ad-
dress corresponding to the Pass-Thru data. The Add-
On Pass-Thru Address Register (APTA) contains the
PCI address for the Pass-Thru cycle. To allow access
to the Pass-Thru address without generating an Add-
On read cycle, PTADR# is provided. PTADR# is a
direct access input for the Pass-Thru address. Assert-
ing PTADR# is functionally identical to accessing the
Pass-Thru address register with RD#, SELECT#,
BE[3:0]#, and ADR[6:2]. RD# and WR# must be
deasserted when PTADR# is asserted, but SELECT#
may be asserted. These inputs automatically drive the
address (internally) to 28h and assert all byte enables.
The ADR[6:2] and BE[3:0]# are ignored when using
the PTADR# direct access input. When PTADR# is
asserted, the contents of the APTA register are imme-
diately driven onto the Add-On data bus.
The PTADR# direct access signal accesses the
Pass-Thru address register as 16-bits or 32-bits,
whatever the MODE pin is configured for. For 16-bit
mode, PTADR# only presents the lower 16-bits of the
APTA register.
PTRDY# indicates that the Add-On has completed
the current Pass-Thru access. Multiple Add-On reads
or writes may occur to the Pass-Thru data (APTD)
register before asserting PTRDY#. This may be re-
quired for 8-bit or 16-bit Add-On interfaces using mul-
tiple accesses to the 32-bit Pass-Thru data register.
In some cases, the Add-On bus may be 32-bits, but
logic may require multiple BPCLK periods to read or
write data. In this situation, accesses may be ex-
tended by holding off PTRDY#. PTRDY# must be
synchronized to BPCLK.
NON-VOLATILE MEMORY INTERFACE
The S5935 allows read and write access to the nv
memory device used for configuration. Reads are
necessary during device initialization as configuration
information is downloaded into the S5935. If an ex-
pansion BIOS is implemented in the nv memory, the
host transfers (shadows) the code into system
DRAM. Writes are useful for in-field updates to ex-
pansion BIOS code. This allows software to update
the nv memory contents without altering hardware.
Non-Volatile Memory Interface Signals
For serial nv memory devices, there are only two
signals used to interface with nv memory. SCL is the
serial clock, and SDA is the serial data line. The func-
tionality of these signals is described in-detail in the
PIN description Section of this book. The designer
does not need to generate the timings for SCL and
SDA. The S5935 automatically performs the correct
serial access when programmed for for serial de-
vices.
For byte-wide nv memory devices, there is an 8-bit
data bus (EQ7:0), and a 16-bit address bus (EA15:0)
dedicated for the nv memory interface. When a serial
nv memory is implemented, many of these pins have
alternate functions. The S5935 also has read (ERD#)
and write (EWR#) outputs to drive the OE# and WR#
inputs on a byte-wide nv memory. The designer does
not need to generate the timings for these outputs.
The S5935 automatically performs the read and
write accesses when programmed for byte wide de-
vices.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5990-01 | POSITION SENSITIVE DETECTOR |
| S5629-01 | POSITION SENSITIVE DETECTOR |
| S5629-02 | POSITION SENSITIVE DETECTOR |
| S5991-01 | POSITION SENSITIVE DETECTOR |
| S5629 | POSITION SENSITIVE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
| S5935TF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI 5V Bus Master/Target Device 32-bit |
| S5935TFC | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S593T | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
| S593T_08 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。