- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935QF (APPLIEDMICRO INC) PCI 5V Bus Master/Target Device 32-bit PDF資料下載
參數(shù)資料
| 型號： | S5935QF |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI 5V Bus Master/Target Device 32-bit |
| 中文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數(shù)： | 106/190頁 |
| 文件大?。?/td> | 748K |
| 代理商： | S5935QF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁當(dāng)前第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
7-98
PCI BUS INTERFACE
S5935
PCI BUS INTERRUPTS
The S5935 controller is able to generate PCI bus inter-
rupts by asserting the PCI bus interrupt signal
(INTA#). INTA# is a multisourced, wire-ORed signal
on the PCI bus and is driven by an open drain output
on the S5935. The assertion and deassertion of INTA#
have no fixed timing relationship with respect to the
PCI bus clock. Once the S5935 asserts INTA#, it re-
mains asserted until the interrupt source is cleared by
a write to the Interrupt Control/Status Register
(INTCSR).
PCI BUS PARITY ERRORS
The PCI specification defines two error-reporting sig-
nals, PERR# and SERR#. These signals indicate a
parity error condition on the signals AD[31:0], C/
BE[3:0]#, and PAR. The validity of the PAR signal is
delayed one clock period from its corresponding
AD[31:0] and C/BE[3:0]# signals. Even parity exists
when the total number of ones in the group of signals
is equal to an even number. PERR# is the error-
reporting mechanism for parity errors that occur dur-
ing the data phase for all but PCI Special Cycle
commands. SERR# is the error-reporting mechanism
for parity errors that occur during the address phase.
The timing diagram in Figure 18 shows the timing
relationships between the signals AD[31:0], C/
BE[3:0]#, PAR, PERR# and SERR#.
The S5935 asserts SERR# if it detects odd parity
during an address phase, if enabled. The SERR#
enable bit is bit 8 in the S5935 PCI Command Regis-
ter. The odd parity error condition involves the state
of signals AD[31:0] and C/BE[3:0]# when FRAME# is
first asserted and the PAR signal during the following
clock. If an error is detected, the S5935 asserts
SERR# on the following (after PAR valid) clock.
Since many targets may observe an error on an ad-
dress phase, the SERR# signal is an open drain
multisourced, wire-ORed signal on the PCI bus. The
S5935 drives SERR# low for one clock period when
an address phase error is detected. Once an SERR
error is detected by the S5935, the PCI Status regis-
ter bit 14, System Error, is set and remains until
cleared through software or a hardware reset.
The PERR# signal is similar to the SERR# with two
differences: it reports errors for the data phase and is
only asserted by the device receiving the data. The
S5935 drives this signal (removed from tri-state)
when it is the selected target for write transactions or
when it is the current master for bus read transac-
tions. The parity error conditions are only reflected by
the PERR# pin if the Parity Error Enable bit (bit 6) of
the PCI Command register is set. Upon the detection
of a data parity error, the Detected Parity Error bit (bit
15) of the PCI Status Register is set. Unlike the
PERR# signal pin, this Status bit sets regardless of
the state of the PCI Command register Parity Error
Enable bit. An additional status bit (bit 8) called “Data
Parity Reported” of the PCI Status register is em-
ployed to report parity errors that occur when the
S5935 is the bus master. The “Data Parity Error Re-
ported” status requires that the Parity Error Enable bit
be set in the PCI Command register.
The assertion of PERR# occurs two clock periods
following the data transfer. This two-clock delay oc-
curs because the PAR signal does not become valid
until the clock following the transfer, and an addi-
tional clock is provided to generate and assert
PERR# once an error is detected. PERR# is only
asserted for one clock cycle for each error sensed.
The S5935 only qualifies the parity error detection
during the actual data transfer portion of a data
phase (when both IRDY# and TRDY# are asserted).
Figure 18. Error Reporting Signals
PCI CLOCK
FRAME
AD[31:0]
C/BE[3:0]#
PAR
SERR#
PERR#
1
2
3
5
4
6
8
7
9
ADDR
DATA
BYTE ENABLES
DATA
BE's
ADDR
A
A
A
A
B
B
B
B
CMD
CMD
READ TRANSACTION
GOOD
A
ERROR
GOOD
B
GOOD
A
GOOD
B
ERROR
WRITE
TRANSACTION
A
B
ERROR
ERROR
(T)
(T)
(I)
(I)
(I)
(I)
(I)
(T)
(T)
(I) = DRIVEN BY INITIATOR
(T) = DRIVEN BY TARGET
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5990-01 | POSITION SENSITIVE DETECTOR |
| S5629-01 | POSITION SENSITIVE DETECTOR |
| S5629-02 | POSITION SENSITIVE DETECTOR |
| S5991-01 | POSITION SENSITIVE DETECTOR |
| S5629 | POSITION SENSITIVE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
| S5935TF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI 5V Bus Master/Target Device 32-bit |
| S5935TFC | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S593T | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
| S593T_08 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。