Advance Information
PowerNP
TM
NPe405H Embedded Processor Data Sheet
37
Signal Functional Description
(Part 1 of 9)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
to 3.3V, 10k
to 5V
)
3. Must pull down (recommended value is 1k
)
4. If not used, must pull up (recommended value is 3k
to 3.3V)
5. If not used, must pull down (recommended value is 1k
)
Signal Name
Description
I/O
Type
Notes
PCI Interface
PCIAD0:31
PCI Address/Data bus. Multiplexed address and data bus
I/O
5V tolerant
3.3V PCI
4
PCIC0:3[BE0:3]
PCI bus command or Byte Enable
I/O
5V tolerant
3.3V PCI
4
PCIParity
PCI Parity. Parity is even across PCIAD0:31 and
PCIC0:3[BE0:3]. PCIParity is valid one cycle after either an
address or data phase. The PCI device that drove
PCIAD0:31 is responsible for driving PCIParity on the next
PCI bus clock.
I/O
5V tolerant
3.3V PCI
4
PCIFrame
Driven by the current PCI bus master to indicate beginning
and duration of a PCI access.
I/O
5V tolerant
3.3V PCI
4
PCIIRDY
Driven by the current PCI bus master. Assertion of
PCIIRDY indicates that the PCI initiator is ready to transfer
data.
I/O
5V tolerant
3.3V PCI
4
PCITRDY
The target of the current PCI transaction drives PCITRDY.
Assertion of PCITRDY indicates that the PCI target is
ready to transfer data.
I/O
5V tolerant
3.3V PCI
4
PCIStop
The target of the current PCI transaction can assert
PCIStop to indicate to the requesting PCI master that it
wants to end the current transaction.
I/O
5V tolerant
3.3V PCI
4
PCIDevSel
Driven by the target of the current PCI transaction. A PCI
target asserts PCIDevSel when it has decoded an address
and command encoding and claims the transaction.
I/O
5V tolerant
3.3V PCI
4
PCIIDSel
Used during configuration cycles to select the PCI slave
interface for configuration
I
5V tolerant
3.3V PCI
5
PCISErr
Used for reporting address parity errors or catastrophic
failures detected by a PCI target.
I/O
5V tolerant
3.3V PCI
4
PCIPErr
Used for reporting data parity errors on PCI transactions.
PCIPErr is driven active by the device receiving
PCIAD0:31, PCIC0:3[BE0:3], and PCIParity, two PCI
clocks following the data in which bad parity is detected.
I/O
5V tolerant
3.3V PCI
4
PCIClk
Used as the asynchronous PCI clock when in asynch
mode. It is unused when the PCI interface is operated
synchronously with the PLB bus.
I
5V tolerant
3.3V PCI
5
PCIReset
PCI specific reset
O
5V tolerant
3.3V PCI
PCIINT
PCI Interrupt. Open-drain output (two states; 0 or open
circuit).
O
5V tolerant
3.3V PCI
PCIReq0[Gnt]
Req0 when internal arbiter is used, or Gnt when external
arbiter is used.
I
5V tolerant
3.3V PCI
4
PCIReq1:5
Used as PCIReq1:5 input when internal arbiter is used
I
5V tolerant
3.3V PCI
4
PCIGnt0[Req]
Gnt0 when internal arbiter is used, or Req when external
arbiter is used
O
5V tolerant
3.3V PCI