- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367809 > PCA9665 (NXP Semiconductors N.V.) Fm+ parallel bus to I2C-bus controller PDF資料下載
參數(shù)資料
| 型號： | PCA9665 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Fm+ parallel bus to I2C-bus controller |
| 中文描述： | 調(diào)頻并行總線I2C總線控制器 |
| 文件頁數(shù)： | 50/91頁 |
| 文件大小： | 372K |
| 代理商： | PCA9665 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
PCA9665_2
NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 02 — 7 December 2006
50 of 91
NXP Semiconductors
PCA9665
Fm+ parallel bus to I
2
C-bus controller
6. More sequences (program I2CCOUNT register, load data bytes in I2CDAT buffer,
write the I2CCON register to send the data to the I
2
C-bus, read the I2CSTA register
when sequence has been executed) can be performed as long as the master
acknowledges the bytes sent by the PCA9665 and AA = 1. Slave Transmitter Buffered
mode ends when the I
2
C-bus master does not acknowledge a byte or when the
PCA9665 goes to Non-addressed Slave mode.
8.5.4
Buffered Slave Receiver mode
1. An interrupt is asserted and the SI bit is set in the I2CCON register when the
PCA9665‘s own slave address has been detected in the I
2
C-bus (AA = 1, own slave
address defined in the I2CADR register). In Slave Receiver mode, R/W = 0.
2. Program the I2CCOUNT register with the number of bytes that needs to be read from
a master device in the I
2
C-bus (BC[6:0] has a value from 01h to 44h). LB bit is used in
Receiver mode to let the PCA9665 know if the last byte received must be
acknowledged or not.
LB = 0: Last received byte is acknowledged and another sequence can be executed.
LB = 1: Last received byte is not acknowledged.
3. The I2CCON is programmed to clear the previous Interrupt. The PCA9665 receives
data from the I
2
C-bus master. MODE bit must be set to ‘1’ each time a write to the
I2CCON register is performed.
4. When the sequence has been executed (BC[6:0] bytes have been received or the
master sent a STOP or Repeated START command), an Interrupt is asserted and the
SI bit is set in the I2CCON register. The I2CSTA register contains the status of the
transmission and the I2CCOUNT register contains the number of bytes that have
been received. I2CDAT buffer contains all the data that has been received and can be
read by the microcontroller.
5. More sequence (program the I2CCOUNT register, write to the I2CCON register, read
the I2CDAT buffer) can be performed as long as a STOP or a Repeated START
command has not been sent by the I
2
C-bus master. Slave Receiver Buffered mode
ends when the I
2
C-bus master sends a STOP or Repeated START command, or
when the PCA9665 does not acknowledge the received bytes any more.
8.5.5
Example: Read 128 bytes in two 64-byte sequences of an EEPROM
(I
2
C-bus address = A0h for write operations and A1h for read operations)
starting at Location 08h
1. Program I2CCOUNT = 02h (2 bytes to be sent): I
2
C-bus slave address and memory
allocation.
2. Write A0h (I
2
C-bus slave address and write command) and 08h (Location) into the
I2CDAT register.
3. Program I2CCON with STA = 1, STO = SI = 0, MODE = 1.
–
the PCA9665 sends a START command
–
the PCA9665 sends an interrupt, sets SI = 1 and updates I2CSTA register
–
I2CSTA reads 08h
4. Program I2CCON with STA = STO = SI = 0, MODE = 1.
–
I
2
C-bus slave address A0h, then EEPROM sub address 08h is sent on the bus
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9665N | Fm+ parallel bus to I2C-bus controller |
| PCA9671 | Remote 16-bit I/O expander for Fm+ I2C-bus with reset |
| PCA9671DB | Remote 16-bit I/O expander for Fm+ I2C-bus with reset |
| PCA9671DK | Remote 16-bit I/O expander for Fm+ I2C-bus with reset |
| PCA9673 | Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9665APW,118 | 功能描述:I2C 接口集成電路 Fm+ parallel bus I2C bus controller RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16 |
| PCA9665BS,118 | 功能描述:I2C 接口集成電路 FM+ I2C BUS CONTRLLR RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16 |
| PCA9665BS-T | 功能描述:I2C 接口集成電路 FM+ I2C BUS CONTRLLR RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16 |
| PCA9665D | 功能描述:I2C 接口集成電路 FM+ I2C BUS CONTRLLR RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16 |
| PCA9665D,112 | 功能描述:I2C 接口集成電路 FM+ I2C BUS CONTRLLR RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。