參數(shù)資料
型號(hào)： PCA9665
廠商： NXP Semiconductors N.V.
英文描述： Fm+ parallel bus to I2C-bus controller
中文描述： 調(diào)頻并行總線I2C總線控制器
文件頁(yè)數(shù)： 5/91頁(yè)
文件大?。?/td> 372K
代理商： PCA9665
PCA9665_2
NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 02 — 7 December 2006
5 of 91
NXP Semiconductors
PCA9665
Fm+ parallel bus to I
2
C-bus controller
6.2 Pin description
[1]
HVQFN package die supply ground is connected to both the V
SS
pin and the exposed center pad. The V
SS
pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and
board-level performance, the exposed pad needs to be soldered to the board using a corresponding
thermal pad on the board, and for proper heat conduction through the board thermal vias need to be
incorporated in the PCB in the thermal pad region.
Table 2.
Symbol
Pin description
Pin
DIP20,
SO20,
TSSOP20
1
2
3
4
5
6
7
8
9
Type
Description
HVQFN20
D0
D1
D2
D3
D4
D5
D6
D7
i.c.
18
19
20
1
2
3
4
5
6
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
-
Data bus:
Bidirectional 3-state data bus used to
transfer commands, data and status between the bus
controller and the CPU. D0 is the least significant bit.
internally connected:
must be left floating (pulled
LOW internally)
Supply ground
Write strobe:
When LOW and CE is also LOW, the
content of the data bus is loaded into the addressed
register. Data are latched on the rising edge of either
WR or CE.
Read strobe:
When LOW and CE is also LOW,
causes the contents of the addressed register to be
presented on the data bus. The read cycle begins on
the falling edge of RD.
Chip Enable:
Active LOW input signal. When LOW,
data transfers between the CPU and the bus
controller are enabled on D0 to D7 as controlled by
the WR, RD and A0 to A1 inputs. When HIGH,
places the D0 to D7 lines in the 3-state condition.
Data are written into the addressed register on rising
edge of either CE or WR.
Address inputs:
Selects the bus controller’s internal
registers and ports for read/write operations.
V
SS
WR
10
11
7
[1]
8
power
I
RD
12
9
I
CE
13
10
I
A0
A1
INT
14
15
16
11
12
13
I
I
O
Interrupt request:
Active LOW, open-drain, output.
This pin requires a pull-up device.
Reset:
Active LOW input. A LOW level clears internal
registers and resets the I
2
C-bus state machine.
I
2
C-bus serial clock input/output (open-drain).
This pin requires a pull-up device.
I
2
C-bus serial data input/output (open-drain). This pin
requires a pull-up device.
Power supply:
2.3 V to 3.6 V
RESET
17
14
I
SCL
18
15
I/O
SDA
19
16
I/O
V
DD
20
17
power
相關(guān)PDF資料
PDF描述
PCA9665N Fm+ parallel bus to I2C-bus controller
PCA9671 Remote 16-bit I/O expander for Fm+ I2C-bus with reset
PCA9671DB Remote 16-bit I/O expander for Fm+ I2C-bus with reset
PCA9671DK Remote 16-bit I/O expander for Fm+ I2C-bus with reset
PCA9673 Remote 16-bit I/O expander for Fm+ I2C-bus with interrupt and reset
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCA9665APW,118 功能描述:I2C 接口集成電路 Fm+ parallel bus I2C bus controller RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16
PCA9665BS,118 功能描述:I2C 接口集成電路 FM+ I2C BUS CONTRLLR RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16
PCA9665BS-T 功能描述:I2C 接口集成電路 FM+ I2C BUS CONTRLLR RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16
PCA9665D 功能描述:I2C 接口集成電路 FM+ I2C BUS CONTRLLR RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16
PCA9665D,112 功能描述:I2C 接口集成電路 FM+ I2C BUS CONTRLLR RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*