- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367798 > PC7410 (Atmel Corp.) PowerPC 7410 RISC Microprocessor Product Specification PDF資料下載
參數(shù)資料
| 型號： | PC7410 |
| 廠商： | Atmel Corp. |
| 英文描述： | PowerPC 7410 RISC Microprocessor Product Specification |
| 中文描述： | 7410的PowerPC RISC微處理器產(chǎn)品規(guī)格 |
| 文件頁數(shù)： | 23/54頁 |
| 文件大?。?/td> | 692K |
| 代理商： | PC7410 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
23
PC7410
2141D–HIREL–02/04
Figure 10.
AC Test Load for the 60x Interface
Figure 11 provides the mode select input timing diagram for the PC7410. The mode
select inputs are sampled twice, once before and once after HRESET negation.
Figure 11.
Mode Input Timing Diagram
where VM = Midpoint Voltage (OV
DD
/2)
L2 Clock AC Specifications
The L2CLK frequency is programmed by the L2 configuration register (L2CR[4:6]) core-
to-L2 divisor ratio. See Table 18 for example core and L2 frequencies at various divi-
sors. Table 12 provides the potential range of L2CLK output AC timing specifications as
defined in Figure 12.
The L2SYNC_OUT signal is intended to be routed halfway out to the SRAMs and then
returned to the L2SYNC_IN input of the PC7410 to synchronize L2CLKOUT at the
SRAM with the processor’s internal clock. L2CLKOUT at the SRAM can be offset for-
ward or backward in time by shortening or lengthening the routing of L2SYNC_OUT to
L2SYNC_IN. See Motorola Application Note AN179/D "PowerPC Backside L2 Timing
Analysis for the PCB Design Engineer."
The minimum L2CLK frequency of Table 12 is specified by the maximum delay of the
internal DLL. The variable-tap DLL introduces up to a full clock period delay in the
L2CLKOUTA, L2CLKOUTB and L2SYNC_OUT signals so that the returning
L2SYNC_IN signal is phase aligned with the next core clock (divided by the L2 divisor
ratio). Do not choose a core-to-L2 divisor which results in an L2 frequency below this
minimum, or the L2CLKOUT signals provided for SRAM clocking will not be phase
aligned with the PC7410 core clock at the SRAMs.
The maximum L2CLK frequency shown in Table 12 is the core frequency divided by
one. Very few L2 SRAM designs will be able to operate in this mode. Most designs will
select a greater core-to-L2 divisor to provide a longer L2CLK period for read and write
access to the L2 SRAMs. The maximum L2CLK frequency for any application of the
PC7410 will be a function of the AC timings of the PC7410, the AC timings for the
SRAM, bus loading and printed circuit board trace length.
Atmel is similarly limited by system constraints and cannot perform tests of the L2 inter-
face on a socketed part on a functional tester at the maximum frequencies of Table 12.
Therefore, functional operation and AC timing information are tested at core-to-L2 divi-
sors of 2 or greater.
Z0 = 50
RL = 50
OV
DD
/2
Output
HRESET
Mode Signals
SYSCLK
First sample
Second sample
VM
VM
相關PDF資料 |
PDF描述 |
|---|---|
| PC7410MGHU400L | PowerPC 7410 RISC Microprocessor Product Specification |
| PC7410VGU450N | PowerPC 7410 RISC Microprocessor Product Specification |
| PC7410VGU500L | PowerPC 7410 RISC Microprocessor Product Specification |
| PC7410VGU500N | PowerPC 7410 RISC Microprocessor Product Specification |
| PC7410MGU450L | PowerPC 7410 RISC Microprocessor Product Specification |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PC7410M16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PC7410M16 [Updated 12/02. 35 Pages] |
| PC7410MG400LE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 400MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG400NE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 400MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG450LE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 450MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG450NE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 450MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。