- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90870 (Zarlink Semiconductor Inc.) Flexible 12 k Digital Switch (F12kDX) PDF資料下載
參數(shù)資料
| 型號： | MT90870 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Flexible 12 k Digital Switch (F12kDX) |
| 中文描述： | 靈活的12畝數(shù)字交換機(jī)（F12kDX） |
| 文件頁數(shù)： | 62/86頁 |
| 文件大?。?/td> | 2093K |
| 代理商： | MT90870 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
MT90870
Data Sheet
62
Zarlink Semiconductor Inc.
The
LOAR0 to LOAR15
registers are configured as follows:
13.8.1 Local Output Advancement Bits 1-0 (LOA1-LOA0)
The binary value of these two bits is the amount of offset that a particular stream output can be advanced. When
the advancement is 0, the serial output stream has the normal alignment with the Local frame pulse.
13.9 Backplane Output Advancement Registers (BOAR0 - 31)
Address 00A3h to 00C2h
Thirty-two Backplane Output Advancement Registers (BOAR0 to BOAR3) allow users to program the output
advancement for output data streams BSTo0 to BSTo31. For 2 Mb/s, 4 Mb/s, 8 Mb/s and 16 Mb/s stream operation
the possible adjustment is -2, -4 or -6 cycles of the internal system clock (131.072MHz). For 32 Mb/ s stream
operation the possible adjustment is -1, -2 or -3 cycles of the internal system clock (131.072 MHz). The
BOAR0
to
BOAR3
registers are configured as follows:
13.9.1 Backplane Output Advancement Bits 1-0 (BOA1-BOA0)
The binary value of these two bits is the amount of offset that a particular stream output can be advanced. When
the advancement is 0, the serial output stream has the normal alignment with the Backplane frame pulse.
LOARn Bit
(where n = 0 to 15)
Name
Reset
Description
15-2
Reserved
0
Reserved
1-0
LOA(1:0)
0
Local Output Advancement Register
Table 27 - Local Output Advancement Register (LOARn) Bits
Local Output Advancement
Corresponding Advancement Bits
Clock Rate 131.072 MHz
LOA1
LOA0
0 (Default)
0
0
-2 cycle
0
1
-4 cycles
1
0
-6 cycles
1
1
Table 28 - Local Output Advancement (LOAR) Programming Table
BOARn Bit
(where n = 0 to 31 for non-32 Mb/s
mode, n = 0 to 15 for 32 Mb/s mode)
Name
Reset
Description
15-2
Reserved
0
Reserved
1:0
BOA(1:0)
0
Backplane Output Advancement Register
Table 29 - Backplane Output Advancement Register (BOAR) Bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90871AV | Flexible 8K Digital Switch (F8KDX) |
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
| MT91600AN | Programmable SLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90870AG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays |
| MT90870AG2 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays |
| MT90871 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Flexible 8K Digital Switch (F8KDX) |
| MT90871AV | 制造商:Microsemi Corporation 功能描述:FLEXIBLE 8K DIGITAL SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90871AV2 | 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE 8K DIGITAL SWITCH - Bulk 制造商:Microsemi Corporation 功能描述:IC, TDM SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。