參數(shù)資料
型號: MT48LC8M8A2TG-8EL:GIT
元件分類: DRAM
英文描述: 8M X 8 SYNCHRONOUS DRAM, 6 ns, PDSO54
封裝: 0.400 INCH, PLASTIC, TSOP2-54
文件頁數(shù): 5/55頁
文件大?。?/td> 1454K
13
64Mb: x4, x8, x16 SDRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
64MSDRAM.pmd – Rev. H; Pub. 12/04
2002 Micron Technology, Inc. All rights reserved.
64Mb: x4, x8, x16
SDRAM
AUTO REFRESH
AUTO REFRESH is used during normal operation of
the SDRAM and is analagous to CAS#-BEFORE-RAS#
(CBR) REFRESH in conventional DRAMs. This com-
mand is nonpersistent, so it must be issued each time
a refresh is required. All active banks must be
PRECHARGED prior to issuing an AUTO REFRESH com-
mand. The AUTO REFRESH command should not be
issued until the minimum tRP has been met after the
PRECHARGE command as shown in the operation sec-
tion.
The addressing is generated by the internal refresh
controller. This makes the address bits “Don’t Care”
during an AUTO REFRESH command. The 64Mb
SDRAM requires 4,096 AUTO REFRESH cycles every
64ms (tREF), regardless of width option. Providing a
distributed AUTO REFRESH command every 15.625s
will meet the refresh requirement and ensure that each
row is refreshed. Alternatively, 4,096 AUTO REFRESH
commands can be issued in a burst at the minimum
cycle rate (tRC), once every 64ms.
SELF REFRESH
The SELF REFRESH command can be used to retain
data in the SDRAM, even if the rest of the system is
powered down. When in the self refresh mode, the
SDRAM retains data without external clocking.
The SELF REFRESH command is initiated like an AUTO
REFRESH command except CKE is disabled (LOW).
Once the SELF REFRESH command is registered, all
the inputs to the SDRAM become “Don’t Care,” with
the exception of CKE, which must remain LOW.
Once self refresh mode is engaged, the SDRAM pro-
vides its own internal clocking, causing it to perform its
own AUTO REFRESH cycles. The SDRAM must remain
in self refresh mode for a minimum period equal to
tRAS and may remain in self refresh mode for an indefi-
nite period beyond that.
The procedure for exiting self refresh requires a se-
quence of commands. First, CLK must be stable (stable
clock is defined as a signal cycling within timing con-
straints specified for the clock pin) prior to CKE going
back HIGH. Once CKE is HIGH, the SDRAM must have
NOP commands issued (a minimum of two clocks) for
tXSR, because time is required for the completion of
any internal refresh in progress.
Upon exiting the self refresh mode, AUTO REFRESH
commands must be issued every 15.625s or less as
both SELF REFRESH and AUTO REFRESH utilize the
row refresh counter.
相關(guān)PDF資料
PDF描述
MT4JSF6464HIY-80BXX 64M X 64 DDR DRAM MODULE, ZMA204
MT4JSF6464HY-1G4XX 64M X 64 DDR DRAM MODULE, ZMA204
MT4LC16M4A7DJ-6S 16M X 4 FAST PAGE DRAM, 60 ns, PDSO32
MT58L128L36P1T-5 128K X 36 CACHE SRAM, 2.8 ns, PQFP100
MT58L512Y36FT-8.5 512K X 36 CACHE SRAM, 8.5 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LCM32B2P 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SDR SDRAM MT48LC2M32B2 a?? 512K x 32 x 4 Banks
MT48NN 功能描述:插線板 48POS AUDIO PATCHBAY RoHS:否 制造商:Switchcraft 產(chǎn)品類型:Bantam (TT) 正規(guī)化: 高度/機(jī)架數(shù)量: 深度: 端接類型: 位置/觸點數(shù)量:48
MT48NNX 功能描述:插線板 48POS AUDIO PATCHBAY RoHS:否 制造商:Switchcraft 產(chǎn)品類型:Bantam (TT) 正規(guī)化: 高度/機(jī)架數(shù)量: 深度: 端接類型: 位置/觸點數(shù)量:48
MT48NS 功能描述:插線板 1 RU PANEL 48 LF JA RoHS:否 制造商:Switchcraft 產(chǎn)品類型:Bantam (TT) 正規(guī)化: 高度/機(jī)架數(shù)量: 深度: 端接類型: 位置/觸點數(shù)量:48
MT48NSX 功能描述:插線板 1/4" LF SLDR BAY 1RU, 2X24, NORM STR RoHS:否 制造商:Switchcraft 產(chǎn)品類型:Bantam (TT) 正規(guī)化: 高度/機(jī)架數(shù)量: 深度: 端接類型: 位置/觸點數(shù)量:48