參數(shù)資料
型號(hào): MT47H64M16HQ-3IT:G
元件分類: DRAM
英文描述: 64M X 16 DDR DRAM, 0.4 ns, PBGA60
封裝: ROHS COMPLAINT, PLASTIC, FBGA-60
文件頁數(shù): 8/135頁
文件大小: 9307K
5. tQH is derived from tHP: tQH = tHP - tQHS.
6. The data valid window is derived for each DQS transition and is tQH - tDQSQ.
7. DQ8, DQ9, DQ10, D11, DQ12, DQ13, DQ14, or DQ15.
Figure 55: Data Output Timing – tAC and tDQSCK
CK
CK#
DQS#/DQS or
LDQS#/LDQS/UDQ#/UDQS3
T01
T1
T2
T3
T3n
T4
T4n
T5
T5n
T6
T6n
T7
tRPST
tDQSCK2 (MIN)
tDQSCK2 (MAX)
DQ (last data valid)
DQ (first data valid)
All DQs collectively4
tAC5 (MIN)
tAC5 (MAX)
tLZ (MIN)
tHZ (MAX)
T3
T3n
T4n
T5n
T6n
T3n
T4n
T5n
T6n
T4
T5
T6
T3
T4
T5
T6
T4
tHZ (MAX)
tLZ (MIN)
tRPRE
Notes: 1. READ command with CL = 3, AL = 0 issued at T0.
2. tDQSCK is the DQS output window relative to CK and is the long-term component of
DQS skew.
3. DQ transitioning after DQS transitions define tDQSQ window.
4. All DQ must transition by tDQSQ after DQS transitions, regardless of tAC.
5. tAC is the DQ output window relative to CK and is the “l(fā)ong term” component of DQ
skew.
6. tLZ (MIN) and tAC (MIN) are the first valid signal transitions.
7. tHZ (MAX) and tAC (MAX) are the latest valid signal transitions.
8. I/O balls, when entering or exiting High-Z, are not referenced to a specific voltage level,
but to when the device begins to drive or no longer drives, respectively.
WRITE
WRITE bursts are initiated with a WRITE command. DDR2 SDRAM uses WL equal to RL
minus one clock cycle (WL = RL - 1CK) (see READ (page 75)). The starting column and
bank addresses are provided with the WRITE command, and auto precharge is either
enabled or disabled for that access. If auto precharge is enabled, the row being accessed
is precharged at the completion of the burst.
Note:
For the WRITE commands used in the following illustrations, auto precharge is disabled.
During WRITE bursts, the first valid data-in element will be registered on the first rising
edge of DQS following the WRITE command, and subsequent data elements will be reg-
istered on successive edges of DQS. The LOW state on DQS between the WRITE com-
mand and the first rising edge is known as the write preamble; the LOW state on DQS
following the last data-in element is known as the write postamble.
The time between the WRITE command and the first rising DQS edge is WL ±tDQSS.
Subsequent DQS positive rising edges are timed, relative to the associated clock edge,
as ±tDQSS. tDQSS is specified with a relatively wide range (25 percent of one clock cy-
1Gb: x4, x8, x16 DDR2 SDRAM
WRITE
PDF: 09005aef821ae8bf
Rev. P 1/09 EN
105
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC8M16A2BB-6ALIT:G 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
MT49H8M36HU-33 8M X 36 DDR DRAM, 0.3 ns, PBGA144
MT4C1024DJ-6L 1M X 1 FAST PAGE DRAM, 60 ns, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT47H64M16HQ-3L 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM