參數(shù)資料
型號(hào): MT47H64M16HQ-3IT:G
元件分類: DRAM
英文描述: 64M X 16 DDR DRAM, 0.4 ns, PBGA60
封裝: ROHS COMPLAINT, PLASTIC, FBGA-60
文件頁數(shù): 51/135頁
文件大小: 9307K
FBGA Package Capacitance
Table 4: Input Capacitance
Parameter
Symbol Min Max Units Notes
Input capacitance: CK, CK#
Cck
1.0
2.0
pF
Delta input capacitance: CK, CK#
Cdck
0.25
pF
Input capacitance: Address balls, bank address balls, CS#, RAS#, CAS#, WE#, CKE, ODT
Ci
1.0
2.0
pF
Delta input capacitance: Address balls, bank address balls, CS#, RAS#, CAS#, WE#,
CKE, ODT
Cdi
0.25
pF
Input/output capacitance: DQ, DQS, DM, NF
Cio
2.5
4.0
pF
Delta input/output capacitance: DQ, DQS, DM, NF
Cdio
0.5
pF
Notes: 1. This parameter is sampled. Vdd = +1.8V ±0.1V, VddQ = +1.8V ±0.1V, Vref = Vss, f = 100
MHz, TC = 25°C, Vout(DC) = VddQ/2, Vout (peak-to-peak) = 0.1V. DM input is grouped
with I/O balls, reflecting the fact that they are matched in loading.
2. The capacitance per ball group will not differ by more than this maximum amount for
any given device.
3.
ΔC are not pass/fail parameters; they are targets.
4. Reduce MAX limit by 0.25pF for -25, -25E, and -187E speed devices.
5. Reduce MAX limit by 0.5pF for -3, -3E, -25, -25E, and -187E speed devices.
1Gb: x4, x8, x16 DDR2 SDRAM
Packaging
PDF: 09005aef821ae8bf
Rev. P 1/09 EN
22
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC8M16A2BB-6ALIT:G 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
MT49H8M36HU-33 8M X 36 DDR DRAM, 0.3 ns, PBGA144
MT4C1024DJ-6L 1M X 1 FAST PAGE DRAM, 60 ns, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT47H64M16HQ-3L 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM