參數(shù)資料
型號: MT47H64M16HQ-3IT:G
元件分類: DRAM
英文描述: 64M X 16 DDR DRAM, 0.4 ns, PBGA60
封裝: ROHS COMPLAINT, PLASTIC, FBGA-60
文件頁數(shù): 20/135頁
文件大?。?/td> 9307K
REFRESH
The commercial temperature DDR2 SDRAM requires REFRESH cycles at an average in-
terval of 7.8125s (MAX) and all rows in all banks must be refreshed at least once every
64ms. The refresh period begins when the REFRESH command is registered and ends
tRFC (MIN) later. The average interval must be reduced to 3.9s (MAX) when TC ex-
ceeds +85°C.
Figure 66: Refresh Mode
CK
CK#
Command
NOP1
PRE
CKE
RA
Address
A10
Bank
Bank(s)3
BA
REF
NOP1
REF2
NOP1
ACT
NOP1
One bank
All banks
tCK
tCH
tCL
RA
DQ4
DM4
DQS, DQS#4
tRFC2
tRP
tRFC (MIN)
T0
T1
T2
T3
T4
Ta0
Tb0
Ta1
Tb1
Tb2
Don’t Care
Indicates a break in
time scale
Notes: 1. NOP commands are shown for ease of illustration; other valid commands may be possi-
ble at these times. CKE must be active during clock positive transitions.
2. The second REFRESH is not required and is only shown as an example of two back-to-
back REFRESH commands.
3.
“Don’t Care” if A10 is HIGH at this point; A10 must be HIGH if more than one bank is
active (must precharge all active banks).
4. DM, DQ, and DQS signals are all “Don’t Care”/High-Z for operations shown.
1Gb: x4, x8, x16 DDR2 SDRAM
REFRESH
PDF: 09005aef821ae8bf
Rev. P 1/09 EN
116
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC8M16A2BB-6ALIT:G 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
MT49H8M36HU-33 8M X 36 DDR DRAM, 0.3 ns, PBGA144
MT4C1024DJ-6L 1M X 1 FAST PAGE DRAM, 60 ns, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT47H64M16HQ-3L 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM