參數(shù)資料
型號(hào): MT47H64M16HQ-3IT:G
元件分類: DRAM
英文描述: 64M X 16 DDR DRAM, 0.4 ns, PBGA60
封裝: ROHS COMPLAINT, PLASTIC, FBGA-60
文件頁數(shù): 15/135頁
文件大?。?/td> 9307K
Figure 61: WRITE-to-PRECHARGE
tDQSS (NOM)
CK
CK#
Command
WRITE
NOP
Address
Bank a,
Col b
Bank,
(a or all)
NOP
T0
T1
T2
T3
T2n
T4
T5
T3n
T6
T7
tWR
tRP
DQ
DQS#
DQS
DM
DI
b
tDQSS (MIN)
DQ
DQS#
DQS
DM
DI
b
tDQSS (MAX)
DQ
DQS#
DQS
DM
DI
b
Don’t Care
Transitioning Data
WL + tDQSS
WL - tDQSS
WL + tDQSS
PRE
1
Notes: 1. Subsequent rising DQS signals must align to the clock within tDQSS.
2. DI b = data-in for column b.
3. Three subsequent elements of data-in are applied in the programmed order following
DI b.
4. BL = 4, CL = 3, AL = 0; thus, WL = 2.
5. tWR is referenced from the first positive CK edge after the last data-in pair.
6. The PRECHARGE and WRITE commands are to the same bank. However, the PRECHARGE
and WRITE commands may be to different banks, in which case tWR is not required and
the PRECHARGE command could be applied earlier.
7. A10 is LOW with the WRITE command (auto precharge is disabled).
1Gb: x4, x8, x16 DDR2 SDRAM
WRITE
PDF: 09005aef821ae8bf
Rev. P 1/09 EN
111
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT47H64M8CF-5EAT:F DDR DRAM, PBGA60
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC8M16A2BB-6ALIT:G 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
MT49H8M36HU-33 8M X 36 DDR DRAM, 0.3 ns, PBGA144
MT4C1024DJ-6L 1M X 1 FAST PAGE DRAM, 60 ns, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT47H64M16HQ-3L 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM