參數(shù)資料
型號： MSC8101M1375C
廠商： MOTOROLA INC
元件分類： 數(shù)字信號處理
英文描述： Network Digital Signal Processor
中文描述： 64-BIT, 68.75 MHz, OTHER DSP, PBGA332
封裝： 17 X 17 MM, LIDDED FLIP CHIP, PLASTIC, BGA-332
文件頁數(shù)： 17/104頁
文件大?。?/td> 877K
代理商： MSC8101M1375C
Memory Controller Signals
MSC8101 Technical Data, Rev. 16
Freescale Semiconductor
1-13
1.5 Memory Controller Signals
Refer to the memory controller
chapter in the
MSC8101 Reference Manual
(MSC8101RM/D)
for detailed
information about configuring these signals.
IRQ7
INT_OUT
Input
Output
Interrupt Request 7
1
One of eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
Interrupt Output
1
Driven from the MSC8101 internal interrupt controller. Assertion of this output indicates that an
unmasked interrupt is pending in the MSC8101 internal interrupt controller.
Notes:
1.
2.
See the SIU
chapter in the
MSC8101 Reference Manual
for details on how to configure these pins.
When used as the bus control arbiter for the system bus, the MSC8101 can support up to three external bus masters. Each
master uses its own set of Bus Request, Bus Grant, and Data Bus Grant signals (BR/BG/DBG,
EXT_BR2/EXT_BG2/EXT_DBG2, and EXT_BR3/EXT_BG3/EXT_DBG3). Each of these signal sets must be configured to
indicate whether the external master is or is not a MSC8101 master device. See the Bus Configuration Register (BCR)
description in the SIU chapter in the
MSC8101 Reference Manual
for details on how to configure these pins. The second and
third set of pins is defined by EXT_xxx to indicate that they can only be used with external master devices. The first set of pins
(BR/BG/DBG) have a dual function. When the MSC8101 is not the bus arbiter, these signals (BR/BG/DBG) are used by the
MSC8101 to obtain master control of the bus.
See the host interface (HDI16) chapter in the
MSC8101 Reference Manual
for details on how to configure these pins.
3.
Table 1-6.
Memory Controller Signals
Signal
Data Flow
Description
CS[0–7]
Output
Chip Select
Enable specific memory devices or peripherals connected to MSC8101 buses.
BCTL1
Output
Buffer Control 1
Controls buffers on the data bus. Usually used with BCTL0. The exact function of this pin is defined
by the value of SIUMCR[BCTLC]. See the
System Interface Unit (SIU)
chapter in the
MSC8101
Reference Manual
for details.
BADDR[27–28]
Output
Burst Address 27–28
Two of five outputs of the memory controller. These pins connect directly to memory devices
controlled by the MSC8101 memory controller.
ALE
Output
Address Latch Enable
Controls the external address latch used in external master bus configuration.
BCTL0
Output
Buffer Control 0
Controls buffers on the data bus. The exact function of this pin is defined by the value of
SIUMCR[BCTLC]. See the
System Interface Unit (SIU)
chapter in the
MSC8101 Reference
Manual
for details.
PWE[0–7]
PSDDQM[0–7]
PBS[0–7]
Output
Output
Output
Bus Write Enable
Outputs of the bus General-Purpose Chip-select Machine (GPCM). These pins select byte lanes for
write operations.
Bus SDRAM DQM
Outputs of the SDRAM control machine. These pins select specific byte lanes of SDRAM devices.
Bus UPM Byte Select
Outputs of the User-Programmable Machine (UPM) in the memory controller. These pins select
specific byte lanes during memory operations. The timing of these pins is programmed in the UPM.
The actual driven value depends on the address and size of the transaction and the port size of the
accessed device.
Table 1-5.
System Bus, HDI16, and Interrupt Signals (Continued)
Signal
Data Flow
Description
相關(guān)PDF資料
PDF描述
MSD601-RT1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-RT1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-ST1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-ST1 NPN General Purpose Amplifier Transistors Surface Mount
MSD602-RT1 NPN General Purpose Amplifier Transistor Surface Mount
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8101M1375F 功能描述:DSP 16BIT 275MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101M1500F 功能描述:DSP 16BIT 300MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101UG/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8101VT1250F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
MSC8101VT1375F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*