參數(shù)資料
型號(hào): MSC8101M1375C
廠商: MOTOROLA INC
元件分類: 數(shù)字信號(hào)處理
英文描述: Network Digital Signal Processor
中文描述: 64-BIT, 68.75 MHz, OTHER DSP, PBGA332
封裝: 17 X 17 MM, LIDDED FLIP CHIP, PLASTIC, BGA-332
文件頁數(shù): 16/104頁
文件大?。?/td> 877K
代理商: MSC8101M1375C
MSC8101 Technical Data, Rev. 16
1-12
Freescale Semiconductor
Signals/Connections
IRQ5
DP5
DREQ4
EXT_DBG3
Input
Input/Output
Input
Output
Interrupt Request 5
1
One of eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
Data Parity 5
1
The agent that drives the data bus also drives the data parity signals. The value driven on the data
parity five pin should give odd parity (odd number of ones) on the group of signals that includes data
parity 5 and D[40–47].
DMA Request 4
1
An external peripheral uses this pin to request DMA service.
External Data Bus Grant 3
1,2
The MSC8101 asserts this pin to grant data bus ownership to an external bus master.
IRQ6
DP6
DACK3
Input
Input/Output
Output
Interrupt Request 6
1
One of eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
Data Parity 6
1
The agent that drives the data bus also drives the data parity signals. The value driven on the data
parity six pin should give odd parity (odd number of ones) on the group of signals that includes data
parity 6 and D[48–55].
DMA Acknowledge 3
1
The DMA controller drives this output to acknowledge the DMA transaction on the bus.
IRQ7
DP7
DACK4
Input
Input/Output
Output
Interrupt Request 7
1
One of eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
Data Parity 7
1
The master or slave that drives the data bus also drives the data parity signals. The value driven on
the data parity seven pin should give odd parity (odd number of ones) on the group of signals that
includes data parity 7 and D[56–63].
DMA Acknowledge
1
The DMA controller drives this output to acknowledge the DMA transaction on the bus.
TA
Input/Output
Transfer Acknowledge
Indicates that a data beat is valid on the data bus. For single beat transfers, assertion of TA
indicates the termination of the transfer. For burst transfers, TA is asserted four times to indicate the
transfer of four data beats with the last assertion indicating the termination of the burst transfer.
TEA
Input/Output
Transfer Error Acknowledge
Indicates a bus error. masters within the MSC8101 monitor the state of this pin. The MSC8101
internal bus monitor can assert this pin if it identifies a bus transfer that is hung.
NMI
Input
Non-Maskable Interrupt
When an external device asserts this line, the MSC8101 NMI input is asserted.
NMI_OUT
Output
Non-Maskable Interrupt
Driven from the MSC8101 internal interrupt controller. Assertion of this output indicates that a
non-maskable interrupt, pending in the MSC8101 internal interrupt controller, is waiting to be
handled by an external host.
PSDVAL
Input/Output
Data Valid
Indicates that a data beat is valid on the data bus. The difference between the TA pin and PSDVAL
is that the TA pin is asserted to indicate data transfer terminations while the PSDVAL signal is
asserted with each data beat movement. Thus, when TA is asserted, PSDVAL is asserted, but when
PSDVAL is asserted, TA is not necessarily asserted. For example when the SDMA initiates a double
word (2x64 bits) transfer to a memory device that has a 32-bit port size, PSDVAL is asserted three
times without TA, and finally both pins are asserted to terminate the transfer.
Table 1-5.
System Bus, HDI16, and Interrupt Signals (Continued)
Signal
Data Flow
Description
相關(guān)PDF資料
PDF描述
MSD601-RT1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-RT1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-ST1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-ST1 NPN General Purpose Amplifier Transistors Surface Mount
MSD602-RT1 NPN General Purpose Amplifier Transistor Surface Mount
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8101M1375F 功能描述:DSP 16BIT 275MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101M1500F 功能描述:DSP 16BIT 300MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101UG/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8101VT1250F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8101VT1375F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤